#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 24 February 2005 (24.02.2005)

**PCT** 

## (10) International Publication Number WO 2005/017913 A1

G11C 29/00, (51) International Patent Classification<sup>7</sup>: G06F 1/32

(21) International Application Number:

PCT/EP2004/008647

(22) International Filing Date: 2 August 2004 (02.08.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

10/641,812 15 August 2003 (15.08.2003)

(71) Applicant (for all designated States except US): INFI-NEON TECHNOLOGIES AG [DE/DE]; St.-Martin-Str. 53, 81669 München (DE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): HOKENMAIER,

Wolfgang [DE/US]; 521 Saint Paul St., Burlington, Vermont 05401 (US).


(74) Agents: ZINKLER, Franz et al.; Postfach 246, 82043 Pullach bei München (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),

[Continued on next page]

(54) Title: REDUCED POWER CONSUMPTION IN INTEGRATED CIRCUITS WITH FUSE CONTROLLED REDUNDANT **CIRCUITS** 



(57) Abstract: System and method for reducing power consumption in integrated circuits (IC) (105) with fuse controlled redundant circuits(115). A preferred embodiment comprises detecting the status of fuses within the IC, disabling input signals to redundant circuits(115) if none of the fuses have been blown, and enabling input signals if at least one of the fuses has been blown. By not propagating input signals to redundant circuits not being used, power consumption can be reduced significantly.



# WO 2005/017913 A1



European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

#### Published:

with international search report

# Reduced Power Consumption in Integrated Circuits with Fuse Controlled Redundant Circuits

#### TECHNICAL FIELD

[0001] The present invention relates generally to a system and method for integrated circuits, and more particularly to a system and method for reducing power consumption in integrated circuits with fuse controlled redundant circuits.

#### **BACKGROUND**

[0002] As the complexity of integrated circuits (IC) continue to increase the probability of a faulty component occurring in an IC approaches one. The faulty component may require that the IC be discarded. However, the use of redundant circuits, which are located on the IC alongside the normal circuitry of the IC, may permit the replacement of the circuitry containing faulty component. Therefore, the use of the IC may be salvaged. This can increase the IC yield and save the IC manufacturer a considerable amount of money. The redundant circuits can be activated and used in place of the faulty components (and the faulty component deactivated) by blowing fuses (such as electrical fuses (e-fuses) and/or laser-trimmed fuses). The use of fuses to activate redundant circuits and deactivate faulty components is a technique widely used in industry.

[0003] Components of an IC may be faulty due to several causes. A first cause may be that the component was not fabricated properly. For example, an imperfection may have been present on the substrate during fabrication or the fabrication procedure itself may be faulty. Improperly fabricated ICs may be discovered during IC testing, prior to packaging. If a faulty component is discovered on an IC during pre-packaging IC testing, the faulty component may be deactivated

and a redundant circuit activated to take its place through the blowing of certain fuses, preferably, laser fuses since access to the IC is possible because the IC has yet to be packaged.

[0004] However, ICs may also be damaged after the pre-packaging IC testing. A second cause of faulty IC components may be that the component may have been damaged during the packaging of the IC. For example, when the die is cut from the wafer, when the wafer is cleaned, when the die is bonded to the packaging, and so forth. ICs that become faulty due to packaging are usually not discovered until post-packaging testing. Since the packaging of an IC can be a considerable amount of the overall cost of manufacturing the IC, simply discarding a faulty IC could be expensive.

[0005] A commonly used technique uses additional redundant circuits that can be activated in place of the faulty components discovered in post-packaging IC testing. These additional redundant circuits can be activated through the use of electrical fuses (e-fuses) rather than laser fuses since direct access to the IC is no longer possible. This can permit the use of a packaged IC that would have otherwise been discarded.

[0006] A disadvantage of the prior art is that the percentage of ICs that are damaged during packaging can be very small. However, to provide the ability to use those that are damaged, the redundant circuits need to be present in each IC. In order to minimize the complexity of the power and clock distribution system, the redundant circuitry usually shares a common power and clock distribution system with the remainder of the IC. This means that in the vast majority of ICs, the redundant circuitry is being actively clocked and powered although it is not being used. This can increase power consumption of the IC.

#### SUMMARY OF THE INVENTION

[0007] These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by preferred embodiments of the present invention which can be used to reduced power consumption in an integrated circuit (IC) with fuse controlled redundant circuits.

[0008] In accordance with a preferred embodiment of the present invention, a method for reducing power consumption in integrated circuits with redundant circuitry, the method comprising determining fuse status information, disabling input signal propagation to the redundant circuitry if the fuses are un-blown, and enabling input signal propagation to the redundant circuitry if at least one of the fuses is in blown.

[0009] In accordance with another preferred embodiment of the present invention, a circuit comprising a fuse sensor circuit coupled to a functional block, the fuse sensor circuit to detect the state of fuses in the functional block, and an enable circuit coupled to the fuse sensor circuit, the enable circuit to generate an enable signal based on the state of the fuses.

[0010] In accordance with another preferred embodiment of the present invention, an integrated circuit (IC) comprising a functional block, the functional block containing circuits to perform the intended functions of the IC, a power and clock distribution system coupled to the functional block, the power and clock distribution system to provide power and clock signals to the functional block, a signal enabling circuit coupled to the functional block, the signal enabling circuit containing circuitry to generate an enable signal based on fuse status information, and a redundant circuit coupled to the signal enabling circuit, the functional block, and the power and

clock distribution system, the redundant circuit containing circuitry to replace a faulty circuit in the functional block.

[0011] An advantage of a preferred embodiment of the present invention is that if redundant circuits are not required, the redundant circuits are not actively clocked or receiving power. This can reduce power consumption in an IC. Reduced power consumption can ease design constraints for an electronic device's power supply, battery, and so forth.

[0012] A further advantage of a preferred embodiment of the present invention is that the implementation of the present invention requires only a small amount of additional hardware and very little complexity, therefore including the present invention into an existing IC can be done rapidly with little expenditure.

[0013] The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0014] For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawing, in which:

- [0015] Figure 1 is a diagram of an integrated circuit (IC);
- [0016] Figure 2 is a diagram of an IC wherein a redundant circuit has been activated to replace a faulty component;
- [0017] Figure 3 is a diagram of an IC with redundant circuitry and circuitry to reduce power consumption, according to a preferred embodiment of the present invention;
- [0018] Figure 4a is a diagram of gating circuits used to control the propagation of signals into a redundant circuit, according to a preferred embodiment of the present invention;
- [0019] Figure 4b is a timing diagram showing the function of the gating circuits, according to a preferred embodiment of the present invention;
- [0020] Figure 5 is a diagram of an exemplary fuse sensor circuit, according to a preferred embodiment of the present invention;
- [0021] Figure 6 is a diagram of an exemplary enable circuit, according to a preferred embodiment of the present invention;
- [0022] Figures 7a and 7b are diagrams of exemplary gating circuits, according to a preferred embodiment of the present invention; and
- [0023] Figure 8 is a diagram of an algorithm used to determine the value of an enable signal, according to a preferred embodiment of the present invention.

#### DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

[0024] The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.

[0025] The present invention will be described with respect to preferred embodiments in a specific context, namely an integrated circuit with redundant circuitry. An example of such an integrated circuit would be a memory IC, such as a random access memory (RAM) IC (such as dynamic RAM, synchronous RAM, flash RAM, and so forth). The invention may also be applied, however, to other circuits (including non-integrated circuits and multi-chip modules) that feature redundant circuitry that can be unpowered and/or unclocked if unused to reduce power consumption.

[0026] With reference now to Figure 1, there is shown a diagram illustrating an integrated circuit (IC) 100. The IC 100, as illustrated in Figure 1, features a circuits block 105 which may contain circuitry used to provide desired functionality, a power/clock block 110 which can be used to provide needed power and clocks to the circuits block 105 and other portions of the IC 100, and a redundant circuit 115 which can be used to replace certain portions of the circuits block 105 should those portions be found to be defective. Note that input signals and output signals (such as data and control signals) and their attendant signal lines have been omitted from Figure 1 in order to simplify the figure. Note also that a single IC may have more than one redundant circuit.

[0027] Not displayed are fuses that can be used to deactivate the faulty portion(s) of the circuit block 105 and to activate the redundant circuits 115 so that the redundant circuit 115 may take the place of the deactivated faulty portion(s) of the circuit block 105. Typically, there are two types of fuses that are used. A first type is commonly referred to as a laser fuse. Laser fuses can be blown through the application of a laser that may be directly applied onto the laser fuse. The laser vaporizes the material making up the laser fuse and hence causing an electrical break. A second type is commonly referred to as an electrical fuse, or e-fuse. E-fuses can be blown through the application of a voltage or current of sufficient magnitude. E-fuses offer an advantage over laser fuses in that the e-fuses can be blown when there is no direct access to the IC and hence the fuses. Laser fuses can only be blown if the laser can be shown directly upon the fuses.

[0028] With reference now to Figure 2, there is shown a diagram illustrating the activation of a redundant circuit 215 to replace a defective circuit 220 found in an IC 200. As illustrated in Figure 2, a portion of the IC 200 was found to be defective (shown as the defective circuit 220). A redundant circuit 215 was activated (preferably through the use of fuses) to replace the defective circuit 220 and the defective circuit 220 was deactivated (preferably through the use of fuses).

[0029] Typically, until they are activated, the redundant circuit 215 will sit idle, performing no operations, although it may be consuming power through the fact that it is being supplied with necessary power and clocks, just as if it was operating. In a typical IC, the power and clock distribution system may be shared between various parts of the IC. For example, a circuits block 205 may be coupled to the same power and clock distribution system as the redundant circuit 215.

[0030] With reference now to Figure 3, there is shown a diagram illustrating an IC 300 with redundant circuitry and circuitry to reduce power consumption, according to a preferred embodiment of the present invention. As in the ICs discussed previously, the IC 300 features a circuits block 305 and power and clock block 310. The IC 300 also has a redundant circuit 315. Note that the actual number of redundant circuits in an IC may be dependent upon a design decision made by the IC's designer. A trade-off may be made between the number of faulty circuits that can be replaced and the amount of space in the IC 300 being devoted to the redundant circuits.

[0031] In order to support a reduction in power consumption, the IC 300 may have a fuse sensor circuit 320 and an enable circuit 325. According to a preferred embodiment of the present invention, the fuse sensor circuit 320 can have the ability to determine the state of fuses (both laser and e-fuses if necessary) in the IC 300. A fuse may be un-blown or blown. The enable circuit 325 may then make use of fuse status information provided by the fuse sensor circuit 320 to enable power and clock distribution to the redundant circuit 315. When the redundant circuit 315 is enabled, then power and clock signals (provided by the power and clock block 310) may be permitted to propagate through the redundant circuit 315. When not enabled, the power and clock signals (or only clock signals, depending upon implementation of the present invention) may not be permitted to propagate through the redundant circuit 315. In the case of CMOS ICs, when switching is not occurring, current drain will be significantly reduced.

[0032] The reduction in power consumption can be achieved by disabling the propagation of power signals into the redundant circuit, disabling the propagation of clock signals into the redundant circuit, or disabling the propagation of both the power and clock signals into the redundant circuit. Furthermore, the propagation of input signals, such as data and control signals,

can be stopped to further reduce power consumption. The degree to which the power consumption can be reduced can depend upon the architecture of the IC and how much additional hardware can be added to the IC. For example, if the power distribution system of the power and clock block 310 is arranged in a grid-like pattern, it may be difficult to stop the propagation of the power into the redundant circuit without the addition of a significant amount of hardware.

[0033] According to a preferred embodiment of the present invention, the enable circuit 325 may generate a single enable signal for all redundant circuits in the IC 300 (should the IC 300 have more than one redundant circuit). By generating only a single enable signal, the complexity of the enable circuit 325 (and possibly the fuse sensor circuit 320) can be kept at a minimum. Therefore, simplifying design and implementation. Furthermore, if the IC 300 was designed with a small number of redundant circuits, a single enable signal may be sufficient. Alternatively, the enable circuit 325 may generate a plurality of enable signals. One enable signal can be used to control a single redundant circuit or one enable signal can be used to control several redundant circuits (with no specific requirement that every enable signal control the same number of redundant circuits).

[0034] With reference now to Figure 4a, there is shown a diagram illustrating the use of an enable signal to control the propagation of clock and input signals (and perhaps power) to the redundant circuit 315, according to a preferred embodiment of the present invention. One way to reduce power consumption in integrated circuits (especially ones fabricated using CMOS technology) is to stop signals from switching (changing in value, from a high value to a low value and back). In a CMOS circuit, when switching is not occurring, power consumption can essentially drop to a negligible level, even when there is a voltage potential present on the lines.

[0035] The enable signal (as generated by the enable circuit 325 (Figure 3)) can be used to stop the switching of signals provided to the redundant circuit 315. The signals that can be controlled by the enable signal may include clock signals and input signals (such as addresses, data values and control signals). The enable signal can be provided to a gating circuit (such as gating circuits 405 through 408) and when the enable signal is active, the gating circuit can prevent any switching present on an input signal input from propagating. For example, the gating circuit 405 can prevent any switching in input signal 1 from propagating to the redundant circuit 315 when the enable signal is active. As discussed previously, a single enable signal can be used to control all gating circuits (as displayed in Figure 4a) or multiple enable signals can be used to control the gating circuits.

[0036] With reference now to Figure 4b, there is shown a timing diagram illustrating the effect of an enable signal on input signals to the redundant circuit, according to a preferred embodiment of the present invention. A first curve 450 illustrates the enable signal changing from an inactive (disable) state to an active (enable) state, with the transition being indicated with a dashed vertical line 475. A second curve 455 illustrates an input signal 1. Note that the second curve 455 may illustrate the input signal 1 at a point prior to a gating circuit. A third curve 460 illustrates an output of a gating circuit with the input signal 1 as input. The third curve 460 shows that while the enable signal is inactive (portions of the third curve 460 to the left of the dashed vertical line 475), the output of the gating circuit remains low and that after the enable signal becomes active (portions of the third curve 460 to the right of the dashed vertical line 475), the output of the signal tracks the input signal 1 (the second curve 455). Similarly, a fourth curve 465 and a fifth curve 470 illustrates a clock signal prior to a gating circuit and as output of the gating circuit.

[0037] According to a preferred embodiment of the present invention, once an enable signal becomes inactive (disable), output of the gating circuits controlled by the enable signals become low and remains low. Alternatively, the output of the gating circuits controlled by the enable signals come high and remains high. According to yet another preferred embodiment of the present invention, the output of the gating circuits controlled by the enable signals remains at their last level prior to the enable signal becoming active and remains at that level.

[0038] With reference now to Figure 5, there is shown a diagram illustrating an exemplary fuse sensor circuit 320, according to a preferred embodiment of the present invention. The fuse sensor circuit 320 may be used to combine state information from a plurality of master fuses (or enable fuses) into a single signal value, referred to as "FUSE EN," that can be used to indicate that a repair with a redundant circuit may have been performed and that redundant circuit 315 may require clock, power, and input signals. State information from a master fuse may be used to indicate that a repair has indeed taken place and that a redundant circuit is being used. A single master fuse may take the place of a plurality of fuses. Therefore, by combining information from master fuses, the amount of information being combined can be smaller and can possibly result in a less complicated fuse sensor circuit 320. Alternatively, the fuse information for each fuse in the IC can be combined in the fuse sensor circuit 320.

[0039] If there is a single redundant circuit 315 in the IC, then the design of the fuse sensor circuit 320 can be straight forward, essentially, if any fuse has been blown (indicating a repair), then the redundant circuit 315 should be enabled. For example, there may be N different fuses that can be blown to perform a repair. Rather than using the N individual pieces of fuse status information, the combined fuse status information (FUSE EN) can be used to determine whether or not to enable or disable signal switching for the redundant circuit 315. According to a

preferred embodiment of the present invention, a multi-input NOR (negative-or) gate 505 can be used to combine the N individual pieces of fuse status information. Alternatively, a non-inverting OR gate can be used. An inverter 510 can be used, depending on if the combined fuse status information signal should be active low or active high.

[0040] If there are multiple redundant circuits in an IC and each redundant circuit can be activated independently of one another, then a fuse sensor circuit may be designed to generate multiple enable signals depending upon which fuses have been blown. If the fuse sensor circuit is designed to generate fuse status information for multiple enable signals, then one possible implementation could involve the use of multiple multi-input NOR gates (not shown), with each multi-input NOR gate receiving fuse status information from fuses that are to be blown to activate a particular redundant circuit. The output from that particular multi-input NOR gate (perhaps referred to as FUSE EN I, for the i-th FUSE EN signal) could then be used to generate an enable signal for the particular redundant circuit. An inverter may be present at the output of each of the multi-input NOR gates.

[0041] With reference now to Figure 6, there is shown a diagram illustrating an exemplary enable circuit 325, according to a preferred embodiment of the present invention. The combined fuse status information signal (FUSE EN) generated by the fuse sensor circuit 320 (Figure 5) can be sufficient to generate an enable signal in ICs for normal operation. However, as an additional control mechanism, a laser fuse latch 605 with inputs (labeled "FUSE PWR UP N" and "FUSE PWR UP P") that can be used to sense a state of a fuse during power up. According to a preferred embodiment of the present invention, the control mechanism can be used to prevent a situation wherein all e-fuses may erroneously be stuck in a blown state. The control mechanism can permit the use of redundancy in normal operations.

The signals "FUSE PWR UP N" and "FUSE PWR UP P" can be used during poweron of the IC to determine the blown or unblown state of the fuses. FUSE PWR ON P may be an
active low and initially resets the fuse latch (to a "blown" state for initially conducting fuses like
laser fuses, to the "un-blown" state for initially non-conducting fuse types like most electrical
fuses). FUSE PWR ON P then may go high and stays high, followed by an active high pulse on
FUSE PWR ON N which can open a transistor (not shown) in series with the fuse. Depending on
the conductivity of the fuse, the fuse latch may or may not change its state during this pulse.
FUSE PWR ON N then may return to a low level and the fuse latch can permanently store the
sensed fuse state. Note that the fuse sensor circuit 320 (Figure 3) may also make use of the
signals FUSE PWR UP N and FUSE PWR UP P to sense the electrical fuses.

[0043] According to a preferred embodiment of the present invention, an output from a fuse sensor circuit (FUSE EN) can be combined with the output of the fuse latch 605 to provide an enable signal for a redundant circuit. According to a preferred embodiment of the present invention, the enable signal can become active only if both the output of the fuse sensor circuit and the output of the fuse latch 605 are active (true).

[0044] With reference now to Figure 7a, there is shown a diagram illustrating an exemplary gating circuit 405, according to a preferred embodiment of the present invention. The gating circuit 405 can be used to permit a signal at its input to propagate (or not) depending on a control input. According to a preferred embodiment of the present invention, the control signal for the gating circuit 405 is an enable signal from an enable circuit. A NAND (negative-AND) gate 705 with a first input being the control signal and a second input being the signal to be propagated may be used to control the propagation of the input signal. If the control signal is active, then the input signal is not propagated. Inverters 710, 715, and 720 may be used as buffers. Output of the

gating circuit 405 can be connected to circuitry inside a redundant circuit. Note that other logic can be used in place of the NOR gate 705 and maintain desired functionality. Figure 7b illustrates an alternate embodiment of the present invention where in a NOR (negative-OR) gate 755 is used in place of the NAND gate 705. The NOR gate 755 can be used in situations wherein alternate signal polarity is required.

[0045] With reference now to Figure 8, there is shown a diagram illustrating an algorithm 800 that can be used to determine the value of an enable signal, according to a preferred embodiment of the present invention. According to a preferred embodiment of the present invention, the algorithm 800 may be executed during power-up of the IC. During power up, the status of the fuses may be determined (block 805). Note that the fuses may be master fuses or regular fuses. This may be performed by the fuse sensor circuit 320 (Figure 5). The states of the fuses can then be checked (block 810). This may be as simple as determining the value of a single signal line, such as the FUSE EN output from the fuse sensor circuit 320. If none of the fuses have been blown, then the enable signal should be set to disable (block 815), preventing signals from propagating to the redundant circuit. If at least one of the fuses has been blown, then the enable signal should be set to enable (block 820), allowing signals to propagate to the redundant circuit. Note that if there are multiple redundant circuits, additional decoding may be needed to enable the enable signal to the proper redundant circuits.

[0046] Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.

[0047] Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means,

methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

#### WHAT IS CLAIMED IS:

1 1. A method for reducing power consumption in integrated circuits with redundant circuitry,

- 2 the method comprising:
- determining fuse status information;
- disabling input signal propagation to the redundant circuitry if the fuses are un-blown;
- 5 and
- enabling input signal propagation to the redundant circuitry if at least one of the fuses is
- 7 in blown.
- 8 2. The method of claim 1, wherein there is a plurality of fuses, and wherein the determining
- 9 comprises:
- receiving a signal concerning a status for each fuse; and
- combining the signal for each fuse into a single signal.
- 12 3.. The method of claim 2, wherein if a fuse is un-blown, then a signal for the fuse is active.
- 13 4. The method of claim 2, wherein the signals are combined with a logical negative-OR
- 14 operation.
- 15 5. The method of claim 1, wherein the disabling comprises providing an active high signal
- 16 to a gating circuit.
- 17 6. The method of claim 5, wherein the active high signal is the fuse status information.
- 7. The method of claim 5, wherein the active high signal is a combination of the fuse status
- information and status information about the use of redundancy.

20 8. The method of claim 5, wherein a logical negative-AND (NAND) gate is used as the 21 gating circuit.

- 22 9. The method of claim 1, wherein input signals include clock signals, data signals, and control signals.
- The method of claim 1, wherein input signals include power signals, clock signals, datasignals, and control signals.
- The method of claim 1, wherein the fuses are master fuses, and wherein the state of a master fuse can indicate the use of a redundant circuit.
- 28 12. A circuit comprising:
- a fuse sensor circuit coupled to a functional block, the fuse sensor circuit to detect the state of fuses in the functional block; and
- an enable circuit coupled to the fuse sensor circuit, the enable circuit to generate an
  enable signal based on the state of the fuses.
- The circuit of claim 12, wherein the fuses are master fuses, and wherein a blown masterfuse indicates the presence of a repair.
- The circuit of claim 12, wherein there is a plurality of fuses in the functional block, and wherein the fuse sensor circuit combines status signals from each fuse to produce a single fuse status signal.

38 15. The circuit of claim 14, wherein the fuse sensor circuit is a multi-input negative-OR

- 39 (NOR) gate, wherein the inputs to the multi-input NOR gate are status signals from fuses in the
- 40 functional block.
- 41 16. The circuit of claim 12, wherein the fuse sensor generates multiple outputs, and wherein
- each output to be used to generate a different enable signal.
- 43 17. The circuit of claim 16, wherein each output is based on status signals from a subset of
- 44 fuses from a plurality of fuses in the functional block, and wherein each output is generated by a
- 45 multi-input negative-OR (NOR) gate, wherein the inputs to the multi-input NOR gate are status
- signals from the subset of fuses.
- 47 18. The circuit of claim 17, wherein each subset of fuses is mutually exclusive.
- 48 19. The circuit of claim 12, wherein the enable circuit generates the enable signal based on an
- 49 output produced by the fuse sensor circuit.
- 50 20. The circuit of claim 12, wherein the enable circuit generates the enable signal based on an
- output produced by the fuse sensor circuit and a fuse status signal used to enable redundancy.
- 52 21. The circuit of claim 20, wherein a negative-AND gate combines the output produced by
- the fuse sensor circuit and the fuse status signal used to enable redundancy.
- 54 22. An integrated circuit (IC) comprising:
- a functional block, the functional block containing circuits to perform the intended
- functions of the IC;
- a power and clock distribution system coupled to the functional block, the power and

clock distribution system to provide power and clock signals to the functional block;

- a signal enabling circuit coupled to the functional block, the signal enabling circuit
- 60 containing circuitry to generate an enable signal based on fuse status information; and
- a redundant circuit coupled to the signal enabling circuit, the functional block, and the
- 62 power and clock distribution system, the redundant circuit containing circuitry to replace a faulty
- 63 circuit in the functional block.
- 64 23. The IC of claim 22, wherein the signal enabling circuit comprises:
- a fuse sensor circuit coupled to the functional block, the fuse sensor circuit to detect the
- state of fuses in the functional block; and
- an enable circuit coupled to the fuse sensor circuit, the enable circuit to generate an
- enable signal based on the state of the fuses.
- 69 24. The IC of claim 22 further comprising a plurality of gating circuits, a gating circuit for
- 70 each input signal to the redundancy circuit.
- 71 25. The IC of claim 24, wherein a gating circuit can stop the propagation of a signal at its
- 72 input depending upon the value of a control signal input.
- 73 26. The IC of claim 25, wherein the control signal input is the enable signal.
- 74 27. The IC of claim 24, wherein a gating circuit is coupled to each power signal, clock signal,
- 75 data signal, and control signal to the redundant circuit.
- 76 28. The IC of claim 24, wherein a gating circuit is coupled to each clock signal, data signal,
- and control signal to the redundant circuit.

- 78 29. The IC of claim 22, wherein the IC is a memory circuit.
- 79 30. The IC of claim 29, therein the IC is a dynamic random access memory.




Figure 1




Figure 2




Figure 3




Figure 4a




Figure 4b





Figure 5






Figure 7a




Figure 7b




Figure 8

### INTERNATIONAL SEARCH REPORT

Internation No
PCT/EP2004/008647

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G11C29/00 G06F G06F1/32 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 G11C G06F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, PAJ C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. χ US 5 262 993 A (HORIGUCHI MASASHI ET AL) 1 - 3016 November 1993 (1993-11-16) abstract; figures 1-5 column 5, line 65 - line 68 column 9, line 1 - line 3 column 6, line 60 - line 63 1-26,29, US 2003/095449 A1 (KATO YOSHIHARU) χ 22 May 2003 (2003-05-22) 30 27,28 abstract; claims 1,13; figures 5,6 Α US 4 329 685 A (MAHON MICHAEL J ET AL) 1 - 3011 May 1982 (1982-05-11) abstract; claims 6,7; figures 4,5 Further documents are listed in the continuation of box C. Patent family members are listed in annex ° Special categories of cited documents: later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention \*E\* earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered to "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-ments, such combination being obvious to a person skilled in the art. "O" document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed \*&\* document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 24/11/2004 17 November 2004 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016 Ríos Báez, A

# INTERNATIONAL SEARCH REPORT

rmation on patent family members

International Application No
PCT/EP2004/008647

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5262993	A	16-11-1993	JP JP KR US US	3001252 B2 4181589 A 209858 B1 5402376 A 5677880 A	24-01-2000 29-06-1992 15-07-1999 28-03-1995 14-10-1997
US 2003095449	A1	22-05-2003	JP CN TW	2003217294 A 1420501 A 574690 B	31-07-2003 28-05-2003 01-02-2004
US 4329685	Α	11-05-1982	NONE		