



- (51) International Patent Classification:  
G11C 7/10 (2006.01) G11C 8/06 (2006.01)
- (21) International Application Number:  
PCT/US2017/045892
- (22) International Filing Date:  
08 August 2017 (08.08.2017)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
15/270,996 20 September 2016 (20.09.2016) US
- (71) Applicant: MICRON TECHNOLOGY, INC. [US/US];  
8000 South Federal Way, Boise, Idaho 83716 (US).
- (72) Inventor: OKUMA, Sadayuki; c/o Micron Memory  
Japan, Inc., 2-1 Yaesu 2-chome, Chuo-ku, Tokyo 104-0028  
(JP).
- (74) Agent: DORSEY & WHITNEY LLP et al.; 701 5th Ave,  
Suite 6100, Seattle, Washington 98104 (US).
- (81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,

CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,  
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,  
HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP,  
KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME,  
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,  
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,  
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,  
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,  
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,  
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,  
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,  
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,  
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,  
KM, ML, MR, NE, SN, TD, TG).

Published:  
— with international search report (Art. 21(3))

(54) Title: APPARATUS OF OFFSET VOLTAGE ADJUSTMENT IN INPUT BUFFER




FIG. 4

(57) Abstract: Apparatuses for providing external terminals of a semiconductor device are described. An example apparatus includes an input pad, an input buffer including a first input node and a second input node, a switch that couples the first input node and the second input node in an active state and further decouples the first input node and the second input node in an inactive state, a control circuit that provides a signal causing the switch to be in the active state or an inactive state. The first input node of the input buffer is coupled to the input pad by a conductive wiring.



## **APPARATUS OF OFFSET VOLTAGE ADJUSTMENT IN INPUT BUFFER**

### **BACKGROUND**

[001] High data reliability, high speed of memory access, reduced chip size, and reduced power consumption are features that are demanded from semiconductor memory.

[002] In recent years, there has been an effort to reduce power consumption by providing input signals having with reduced voltages. The reduced voltages indeed reduce power consumption. However, the reduced voltages may cause voltage sensitivity issues in an input buffer. For example, the input buffer may have an offset voltage ( $V_{\text{off}}$ ) that is a gap between a reference voltage ( $V_{\text{REF}}$ ) that is provided to determine an inversion point ( $V_x =$  the voltage of an input node corresponding to a transition of a voltage at an output node from a logic low level “L” to a logic high level “H”) between a logic high level and a logic low level of an input signal and a threshold voltage used in the input buffer responsive to the reference voltage ( $V_{\text{REF}}$ ). Offset voltages ( $V_{\text{off}}$ ) of input buffers may slightly vary the inversion point ( $V_x$ ) from device to device, and the reduced small voltage amplitudes have small tolerances for the small offset voltages that introduce undesired errors in determining the inversion point based on the reference voltage ( $V_{\text{REF}}$ ) voltage as designed.

[003] In order to alleviate the effect of the offset voltage ( $V_{\text{off}}$ ) of each input buffer to a preferable level, an offset voltage  $V_{\text{off}}$  adjustment circuit including a test input buffer and a main input buffer having the offset voltage ( $V_{\text{off}}$ ), may be provided. Fig. 1A is a schematic diagram of an offset voltage ( $V_{\text{off}}$ ) adjustment circuit in a semiconductor device in a normal mode, including an input pad, a test input buffer and a main input buffer. Fig. 1B is a schematic diagram of the offset voltage ( $V_{\text{off}}$ ) adjustment circuit in the semiconductor device in a test mode, which reduces the offset voltage ( $V_{\text{off}}$ ) and thus makes  $V_x$  closer to  $V_{\text{REF}}$ .

[004] The offset ( $V_{\text{off}}$ ) adjustment circuit may include the test input buffer for testing. For example, the test input buffer may be an input buffer that receives an input signal from an input pad. For example, the input signal may have a suitable voltage for complementary metal-oxide semiconductor (CMOS) devices. For example, the test input buffer may include a logic AND gate.

- [005] The offset ( $V_{\text{off}}$ ) adjustment circuit may include a switch SW1 between an input pad, the test input buffer and the main input buffer. The switch SW1 switches between an input node of the main input buffer and an input node of the test input buffer, and thus the switch SW1 couples the input pad to one of the input node of the main input buffer and the input node of the test input buffer. For example, a pass gate may be used as the switch SW1. The offset ( $V_{\text{off}}$ ) adjustment circuit may include a switch SW2 between a reference node having a reference voltage ( $V_{\text{REF}}$ ) and the input node of the main input buffer. When the switch SW2 is turned on (e.g., closed), the switch SW2 couples a reference voltage generator to the input node of the main input buffer, and the reference voltage ( $V_{\text{REF}}$ ) may be provided to the input node of the main input buffer.
- [006] The offset ( $V_{\text{off}}$ ) adjustment circuit may include the main input buffer that has the input node and a reference input node coupled to the reference node having the reference voltage ( $V_{\text{REF}}$ ). The main input buffer detects a relative voltage of an input voltage at the input node to the reference voltage ( $V_{\text{REF}}$ ) and determines an output voltage of an output signal. For example, the main input buffer may provide the output signal at a logic high level when the relative voltage is positive, which means that the input voltage is higher than the reference voltage ( $V_{\text{REF}}$ ). The main input buffer may provide the output signal at a logic low level, if the relative voltage is negative, which means that the input voltage is lower than the reference voltage ( $V_{\text{REF}}$ ). For example, the main input buffer may include a comparator circuit.
- [007] In the normal mode, for example, the switch SW1 couples the input pad to the input node of the main input buffer, as shown in Fig. 1A. Thus, the input voltage ( $V_{\text{IN}}$ ) of the input signal may be provided to the input node of the main input buffer when the switch SW1 is turned on. The switch SW2 is not turned on and is open. Fig. 2 is a graph-based diagram showing relationships between an output level of a main input buffer and a combination of the input voltage ( $V_{\text{IN}}$ ) and the reference voltage ( $V_{\text{REF}}$ ). As shown in Fig. 2 of “Output Level (Ideal)” and previously described, the main input buffer is designed to provide the output signal at a logic low level (“L”) when the input voltage ( $V_{\text{IN}}$ ) is lower than the reference voltage ( $V_{\text{REF}}$ ). The main input buffer is designed to provide the output

signal at a logic high level (“H”) when the input voltage ( $V_{IN}$ ) is higher than the reference voltage ( $V_{REF}$ ). In this situation,  $V_{off}=0$  and  $V_X=V_{REF}$ . This is an ideal case, however, an offset voltage ( $V_{off}$ ) of an actual input buffer tends to be non-zero, thus the inversion point  $V_X$  differs from the reference voltage ( $V_{REF}$ ). To adjust this error, a test mode has been used.

[008] In the test mode, the switch SW1 couples the input pad to the test input buffer and the switch SW2 couples the reference node to the input node of the main input buffer, as shown in Fig. 1B. Thus, the reference voltage ( $V_{REF}$ ) is provided to the input node of the main input buffer. The main input buffer has an offset voltage ( $V_{off}$ ) adjustment functionality for adjusting the offset voltage ( $V_{off}$ ) based on a test signal (e.g.,  $V_{off}$  adjust control flags  $TV_{XAdj}$ ). For example, the test signals, such as  $V_{off}$  adjust control flags  $TV_{XAdj}$ , may take eight different values from 0 to 7, however, the values may not be limited to the range from 0 to 7. The main input buffer may change a level of the output signal responsive to the test signals. For example, an input buffer as shown in Fig. 2, may have an inversion point ( $V_X$ ) to determine whether the main input buffer may provide the output signal having a logic high level (“H”) or a logic low level (“L”) that becomes lower than the reference voltage ( $V_{REF}$ ) as designed, responsive to the  $V_{off}$  adjust control flags  $TV_{XAdj}$  representing a value that is equal to or less than “2”. On the other hand, the input buffer as shown in Fig. 2 may have the inversion point ( $V_X$ ) that becomes higher than the reference voltage ( $V_{REF}$ ) as designed, responsive to the  $V_{off}$  adjust control flags  $TV_{XAdj}$  having a value that is equal to or greater than “3”. A tester (not shown) may monitor the logic level of the output signal of the main input buffer in the test mode, and may further determines that the  $V_{off}$  adjust control flags  $TV_{XAdj}$  having a value “2” may be used for  $V_{off}$  adjustment of the main input buffer. Because the offset voltages of input buffers may vary due to variations of MOS devices, the appropriate value of the  $V_{off}$  adjust control flags  $TV_{XAdj}$  varies from input buffer to input buffer. The tester may set an appropriate value of the  $V_{off}$  adjust control flags  $TV_{XAdj}$ , using a fuse in the semiconductor device including the input buffers, in order to adjust an offset voltage  $V_{off}$  for each input buffer. For example, the tester may be located outside of the semiconductor device.

[009] In the above Voff adjustment circuit, the switch SW1 is coupled to the input pad and the main input buffer in series. Typically, the switch SW1 including MOS devices causes impedance in the Voff adjustment circuit between the input pad and the main input buffer. The impedance in the Voff adjustment circuit lowers an operational speed of the semiconductor device. Thus, a Voff adjustment circuit without the switch SW1 between the input pad and the main input buffer is desirable.

#### SUMMARY

[010] An example apparatus according to an embodiment of the disclosure may include: an input pad; a first input buffer that may include a first input node and a second input node; a conductive wiring that may permanently couple between the input pad and the first input node of the first input buffer; and a first switch that may couple the input pad to the second input node of the first input buffer.

[011] Another example apparatus according to an embodiment of the disclosure may include: an input pad; a first input buffer that may include a first input node and a second input node; and a first switch that may be coupled between the first and second input nodes of the first input buffer. The first input node may be permanently coupled to the input pad. The apparatus may perform operations in a normal mode and a test mode, the test mode may include a first phase and a second phase. The first switch may be open in the normal mode, and may further be open in the first phase of the test mode and closed responsive, at least in part, to a change of the test mode from the first phase to the second phase.

[012] Another example apparatus according to an embodiment of the disclosure may include: an input pad; a first input buffer that may include a first input node and a second input node; a first switch; and a control circuit. The first switch may couple the first input node and the second input node in an active state and may further decouple the first input node and the second input node in an inactive state. The control circuit may provide a signal causing the first switch to be in the active state or an inactive state. The first input node may be coupled to the input pad.

BRIEF DESCRIPTION OF THE DRAWINGS

- [013] Fig. 1A is a schematic diagram of an offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a normal mode, including an input pad, a test input buffer and a main input buffer.
- [014] Fig. 1B is a schematic diagram of the offset voltage ( $V_{off}$ ) adjustment circuit in the semiconductor device in a test mode.
- [015] Fig. 2 is a graph-based diagram showing relationships between an output level of a main input buffer and a combination of the input voltage ( $V_{IN}$ ) and the reference voltage ( $V_{REF}$ ).
- [016] Fig. 3A is a block diagram of an offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a normal mode in accordance with an embodiment of the present disclosure.
- [017] Fig. 3B is a block diagram of the offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a first phase (Phase I) of a test mode in accordance with an embodiment of the present disclosure.
- [018] Fig. 3C is a block diagram of the offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure.
- [019] Fig. 3D is a block diagram of the offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure.
- [020] Fig. 4 is a timing diagram of the offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in the test mode in accordance with an embodiment of the present disclosure.
- [021] Fig. 5A is a block diagram of an offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a normal mode and in a first phase (Phase I) of a test mode in accordance with an embodiment of the present disclosure.

[022] Fig. 5B is a block diagram of an offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure.

[023] Fig. 5C is a block diagram of an offset voltage ( $V_{off}$ ) adjustment circuit in a semiconductor device in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[024] Various embodiments of the present invention will be explained below in detail with reference to the accompanying drawings. The following detailed description refers to the accompanying drawings that show, by way of illustration, specific aspects and embodiments in which the present invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present invention. Other embodiments may be utilized, and structure, logical and electrical changes may be made without departing from the scope of the present invention. The various embodiments disclosed herein are not necessary mutually exclusive, as some disclosed embodiments can be combined with one or more other disclosed embodiments to form new embodiments.

[025] Fig. 3A is a block diagram of an offset voltage ( $V_{off}$ ) adjustment circuit 10 in a semiconductor device 1 in a normal mode in accordance with an embodiment of the present disclosure. The offset voltage ( $V_{off}$ ) adjustment circuit 10 may include a plurality of input circuits 11. Each input circuit 11 may include a test input buffer 12 and a main input buffer 13. For example, the test input buffer 12 may be a logic AND gate. For example, the main input buffer 13 is an input receiver that may be a comparator circuit.

[026] The main input buffer 13 may have an input node and a reference node. The input node of the main input buffer 13 may be permanently coupled to one terminal (e.g., an input pad) of external terminals by a conductive wiring. For example, there may be no switch between the input node of the main input buffer 13 and the one terminal of external terminals. A VREF generator 14 may generate the reference voltage VREF and may

provide the reference voltage VREF to the reference node of the main input buffer 13, responsive to a VREF enable signal VREFEN at an active level (e.g., a logic high level). The main input buffer 13 may compare an input signal from the one terminal of the external terminals received at the input node with the reference voltage VREF received at the reference node. The main input buffer 13 may store an offset voltage (Voff) to be adjusted based on a test signal (e.g., Voff adjust control flags TVxAdj ). The input node of the main input buffer 13 may be coupled to one of external terminals, such as command/address input terminals (CA<0:5>) and a chip select terminal (CS) of the semiconductor device. The input node of the main input buffer 13 may receive an input signal at either a logic high level or a logic low level from the one of the external terminals. The main input buffer 13 may provide an output signal at a logic high level if a relative voltage, which means that the input voltage VIN of the input signal relative to the reference voltage VREF after adjustment of the offset voltage (Voff) based on the test signal is positive, and may provide the output signal at a logic low level if the relative voltage is negative.

[027] The normal mode may be instructed by a combination of CA<0:5> signals, CS signal and a clock enable signal (CKE) being active (e.g., at a logic high level). The input circuit 11 may include a switch SW1 and a switch SW2. The switch SW1 is disposed between the one terminal of external terminals and an input node of the test input buffer 12. The switch SW2 is disposed between the one terminal of the external terminals and the reference node of the main input buffer 13. In the normal mode, the switch SW1 and the switch SW2 are open (e.g., turned off). For example, the external terminals may receive the CA<0:5> signals and the CS signal from a memory controller (not shown). For example, one command may be transmitted over a plurality of command cycles from the memory controller to the external terminals of the semiconductor device. For example, one command cycle may be defined by two pairs of consecutive rising and falling edges or falling and rising edges of the CS signal. A combination of CA<0:5> signals may be indicative of a command (e.g., read, write, precharge, etc.) and addresses of a memory cell (e.g., a bank address, a row address and a column address). The command and the



addresses may be transmitted over the plurality of command cycles. The main input buffer 13 may provide the output signal to a selector 16 that selectively provides the output signal of the main input buffer 13 to a control circuit 17 responsive to a select signal (Sel) from the control circuit 17. For example, a signal level of the select signal (Sel) may be a logic low level, indicative of selecting the main input buffer 13 as an input source in the normal mode. The control circuit 17 may receive a clock signal CLK from a clock generator 21 and may receive the output signal of the main input buffer 13 from the selector 16. When the command is indicative of one of commands in the normal mode, the control circuit 17 may set a command mode (e.g., a read mode, a write mode, etc.) to a mode register 18 by providing addresses (A0-A16) to the mode register 18. In the normal mode, the control circuit 17 may provide the select signal (Sel) instructing the selector 16 to selectively transmit the output signal of the main input buffer 13. The control circuit 17 may provide OFF signals instructing the switches SW1 and SW2 to turn off to be in an inactive state. The control circuit 17 may transmit an internal clock enable signal CLKEn that is active (e.g., a logic high level) to a clock generator 21 responsive to the active clock enable signal CKE. Responsive to the active internal clock enable signal CLKEn, the clock generator 21 may provide the clock signal CLK in the normal mode. The control circuit 17 may provide a test input buffer enable signal TBFEn that is inactive (e.g., a logic low level) to the test input buffer 12 and the test input buffer 12 may continue to hold a last buffered state. The control circuit 17 may provide the Voff adjust control flags TVxAdj to the main input buffer 13. The main input buffer 13 may adjust (e.g., reduce) the offset voltage (Voff) of the main input buffer 13 based on the test signal (e.g., Voff adjust control flags TVxAdj), and may provide the output signal that is a result of comparison of the input voltage (VIN) and the reference voltage VREF. A read/write amplifier (RW-AMP) 23 may be activated by the control circuit 17 for memory access, such as read operation or write operation, and a memory cell in the memory cell array 22 may be activated by the row address buffer 19 storing the row address of the memory cell and the column address buffer 20 storing the column address of the memory cell. Thus, data (e.g., DQ0-DQ7) may be read from or written to the memory cell array 22 responsive to the read or write command. The control

circuit 17 may also provide a latch enable signal LatchEn indicative of an inactive status (e.g., a logic low level) to a latch 15, and the latch 15 becomes inactive in the normal mode.

[028] Fig. 3B is a block diagram of the offset voltage (Voff) adjustment circuit 10 in a semiconductor device 1 in a first phase (Phase I) of a test mode in accordance with an embodiment of the present disclosure. Description of components corresponding to components included in Fig. 3A will not be repeated, and changes from Fig. 3A including signal relationships between the components will be described. For example, the first phase (Phase I) of the test mode may be signaled by a combination of an active clock enable signal CKE (e.g., CKE is at a logic high level) and CA<0:5> signals from the external terminals indicative of a command related to the test mode. The control circuit 17 may transmit an internal clock enable signal CLKEn that is active (e.g., a logic high level) to a clock generator 21 responsive to the active clock enable signal CKE. Responsive to the active internal clock enable signal CLKEn, the clock generator 21 may provide the clock signal CLK in the first phase of the test mode. The control circuit 17 may receive a command indicative of a test mode as a combination of CA<0:5> and CS signals while the clock enable signal CKE is still active (e.g., at a logic high level), and the offset voltage (Voff) adjustment circuit 10 may execute operations of the first phase of the test mode. The control circuit 17 may set the test mode to the mode register 18. The control circuit 17 may provide the test input buffer enable signal TBFEn that is active (e.g., a logic high level) to the test input buffer 12, and the test input buffer 12 may be activated responsive to the test input buffer enable signal TBFEn. The control circuit 17 may provide an ON signal to the switch SW1 to be in an active state while providing the OFF signal to the switch SW2 to be in an inactive state. Thus, the switch SW1 couples one terminal of the external terminals to the test input buffer 12.

[029] The test input buffer 12 may receive the input signal from one of the external terminals. The test input buffer 12 may provide an output signal to the selector 16. The control circuit 17 may provide the select signal (Sel) that may instruct the selector 16 to select the test input buffer 12 as the input source. For example, the select signal (Sel) may

be at a logic high level. The selector 16 may selectively provide the output signal from the test input buffer 12 to the control circuit 17, responsive to the select signal (Sel) from the control circuit 17.

[030] The main input buffer 13 may receive the input signal from the one of the external terminals and the reference voltage VREF from the VREF generator 14 that is responsive to an active signal (e.g., a logic high level) of a VREF enable signal VREFEn from the control circuit 17. The main input buffer 13 may receive the Voff adjust control flags TVxAdj. For example, the Voff adjust control flags TVxAdj may be set to a default combination of values, such as “000”, included in the command. The default combination of values may be any other combination of values (e.g., if the Voff adjust control flags TVxAdj are three bit flags, any combination of values from 000 to 111 may be selected) that may be provided in the command via the external terminals. Because the selector 16 may select the test input buffer 12 as the input source in the first phase of the test mode, the output signal of the main input buffer 13 may not be provided to the control circuit 17. The control circuit 17 may also provide a latch enable signal LatchEn indicative of an inactive status (e.g., a logic low level) to a latch 15, and the latch 15 is inactive responsive to the inactive latch enable signal LatchEn in the first phase of the test mode.

[031] Fig. 3C is a block diagram of the offset voltage (Voff) adjustment circuit 10 in a semiconductor device 1 in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure. Description of components corresponding to components included in Figs. 3A and 3B will not be repeated, and changes from Figs. 3A and 3B including signal relationships between the components will be described. For example, the second phase (Phase II) of the test mode may be signaled by an inactive clock enable signal CKE (e.g., at a logic low level). Responsive to the inactive clock enable signal CKE, the control circuit 17 may provide the OFF signal to the switch SW1 in order to turn off the switch SW1 to be in an inactive state. The control circuit 17 may provide the test input buffer enable signal TBFEn that is inactive (e.g., a logic low level) to the test input buffer 12. Thus, the test input buffer 12 may hold a previous state.

[032] Responsive to the inactive clock enable signal CKE, the control circuit 17 may provide the ON signal to the switch SW2 in order to turn on the switch SW2. For example, each of external terminals, such as CA<0:5> and CS signals, may be set to a floating state with a high impedance (Hi-Z). Thus, the input node and the reference node of the main input buffer 13 may receive the reference voltage VREF from the VREF generator 14. The main input buffer 13 may adjust an offset voltage (Voff) based on the Voff adjust control flags TVxAdj representing a combination of values (e.g., 000, 001, ... 111) while the reference voltage is being provided to the input node of the main input buffer 13. For example, the main input buffer 13 may provide the output signal that is based on a comparison result of the reference voltage (VREF) provided to the input node and the reference node, after adjustment to the offset voltage (Voff) to reduce the offset voltage (Voff). Thus, the main input buffer 13 may provide the output signal at a logic high level, if a voltage of the input node is equal to or higher than the reference voltage VREF. The main input buffer 13 may provide the output signal at a logic low level if the voltage of the input node is lower than the reference voltage VREF.

[033] Responsive to the inactive clock enable signal CKE, the control circuit 17 may provide an internal clock enable signal CLKEn that is inactive (e.g., logic low level) to the clock generator 21 and the latch 15. The control circuit 17 may provide the latch enable signal LatchEn indicative of an active status (e.g., a logic high level) to the latch 15, and the latch 15 becomes active responsive to the active latch enable signal LatchEn in the second phase of the test mode. While the latch 15 is being active, the latch 15 may receive the output signal from the main input buffer 13 responsive to the active internal clock enable signal CLKEn. The latch 15 may latch the output signal responsive to one edge (e.g., a rising edge) of the internal clock enable signal CLKEn, which may function as a timing signal for latching, thus responsive to the one edge of the clock enable signal CKE, signaling activation the clock generator 21 and switching to the first phase of the test mode from the second phase of the test mode. The latch 15 may hold the output signal latched, and provide to the latched signal to one of data terminals (e.g., DQ0-DQ7). In the second phase of the test mode, the clock generator 21 may provide a clock signal CLK having a

constant logic level (e.g., a logic low level) responsive to the inactive internal clock enable signal CLKEn, and the control circuit 17 may hold a state until the clock enable signal CKE may become active and the clock generator 21 resumes.

[034] A tester (not shown, outside of the semiconductor device 1) may monitor the output signal from the data terminals while repeating the first phase and the second phase of the test mode and changing a combination of values of the Voff adjust control flags TVxAdj (e.g., 000, 001, ... 111) in each time of the first phase, to obtain an inversion point where a signal level of the output signal flips from a logic low level to a logic high level, or the logic high level to the logic low level, responsive to a change of the Voff adjust control flags TVxAdj. The tester may store the Voff adjust control flags TVxAdj at the inversion point, and provide the Voff adjust control flags TVxAdj to an anti-fuse circuit (e.g., the control circuit 17) in the semiconductor device 1.

[035] Fig. 3D is a block diagram of the offset voltage (Voff) adjustment circuit 10 in a semiconductor device 1 in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure. Description of components corresponding to components included in Figs. 3A, 3B and 3C will not be repeated, and changes from Figs. 3A, 3B and 3C including signal relationships between the components will be described. Instead of providing the reference voltage VREF to the input node of the main input buffer 13 from the VREF generator 14 as shown in Fig. 3C, the external terminals may provide the reference voltage VREF that is generated externally. The switch SW2 is ON and couples one of the external terminals providing the reference voltage VREF to the input node and the reference node of the main input buffer 13. Here, the VREF generator 14 may be disabled to provide the reference voltage VREF as the control circuit 17 provides a VREF enable signal VREFEn that is inactive (e.g., a logic low level). A signal from the VREF generator 14 may be set to the floating state (Hi-Z), instead.

Fig. 4 is a timing diagram of the offset voltage (Voff) adjustment circuit 10 in a semiconductor device 1 in the test mode in accordance with an embodiment of the present disclosure. In the first phase (Phase I), the clock enable signal CKE is set to a logic high level, and the switch SW1 is ON and couples each of the external terminals to the

respective test input buffer 12. The test input buffers 12 receive a command and an address from the external terminals. In the second phase (Phase II), the external terminals are set to the floating state (e.g., 1) Hi-Z in Fig. 4), and the clock enable signal CKE is set to a logic low level. The switch SW1 is turned off into an inactive state and decouples the test input buffers 12 from the external terminals. The switch SW2 is ON into an active state and couples the VREF generator 14 to the input node and the reference node of the main input buffer 13 (e.g., 2) in Fig. 4). The main input buffer 13 may provide the output signal that is based on a comparison result of the reference voltage (VREF) provided to the input node relative to the reference voltage (VREF) to the reference node, after adjustment to the offset voltage (Voff) based on the Voff adjust control flags TVxAdj, such as reduction of the offset voltage (Voff). After stabilizing the output signal of the main input buffer 13 (e.g., 3) in Fig. 4), the clock enable signal CKE is set to the logic high level again (e.g., 4) in Fig. 4) and the test mode is switched back to the first phase (Phase I). The latch 15 may latch and hold the output signal, and provide the latched signal to one of data terminals (e.g., DQ0-DQ7). The output signal responsive to the Voff adjust control flags TVxAdj may be monitored by an external tester and an appropriate Voff adjust control flags TVxAdj may be stored and used for the offset voltage (Voff) adjustment.

[036] Fig. 5A is a block diagram of an offset voltage (Voff) adjustment circuit 10 in a semiconductor device 1 in a normal mode and in a first phase (Phase I) of a test mode in accordance with an embodiment of the present disclosure. Description of components corresponding to components included in Figs. 3A and 3B will not be repeated, and changes from Figs. 3A and 3B including signal relationships between the components will be described. For example, the input circuit 11 may not include the test input buffer 12 included in Figs. 3A and 3B, the SW1 in Figs. 3A and 3B that couples the external terminals to the test input buffer 12 and the selector 16 in Figs. 3A and 3B. A main input buffer 13 in Fig. 5A may have an input node and a reference node. For example, SW1 of Fig. 5A has one end coupled to the input node of the main input buffer 13 and the other end coupled to the reference node of the main input buffer 13 further coupled to a VREF generator 14, similarly to the SW2 in Figs. 3A and 3B. Similarly to the input circuit 11 of

Figs. 3A and 3B, the input node of the main input buffer 13 may be permanently coupled to one terminal of external terminals by a conductive wiring.

[037] The normal mode may be instructed by a clock enable signal (CKE) being active (e.g., at a logic high level). In the normal mode, a switch SW1 is open (e.g., turned off). The main input buffer 13 may compare an input signal from one terminal of the external terminals received at the input node, with the reference voltage VREF received at the reference node. The main input buffer 13 may store an offset voltage (Voff) to be adjusted based on a test signal (e.g., Voff adjust control flags TVxAdj ). The main input buffer 13 may provide an output signal at a logic high level if a relative voltage, which means the input voltage VIN of the input signal relative to the reference voltage VREF after adjustment of the offset voltage (Voff) based on the test signal is positive, and may provide the output signal at a logic low level if the relative voltage is negative. The main input buffer 13 may provide the output signal to the control circuit 17. The control circuit 17 may receive a clock signal CLK from a clock generator 21 and may receive the output signal of the main input buffer 13. When the command is indicative of one of commands in the normal mode, the control circuit 17 may set a command mode (e.g., a read mode, a write mode, etc.) to a mode register 18 by providing addresses (A0-A16) to the mode register 18. The control circuit 17 may provide an OFF signal instructing the switch SW1 to turn off, responsive to the command mode. . The control circuit 17 may provide the Voff adjust control flags TVxAdj for adjusting the offset voltage (Voff) to the main input buffer 13. The main input buffer 13 may adjust (e.g., reduce) the offset voltage Voff of the main input buffer 13 based on the test signal (e.g., Voff adjust control flags TVxAdj ), and may provide the output signal that is a result of comparison of the input voltage VIN and the reference voltage VREF with adjustment to the offset voltage Voff.

[038] For example, the first phase (Phase I) of the test mode may be signaled by a combination of an active clock enable signal CKE (e.g., CKE is at a logic high level) and CA<0:5> signals from the external terminals indicative of a command related to the test mode. The main input buffer 13 may provide the output signal to the control circuit 17. The control circuit 17 may receive a command indicative of a test mode as a combination

of CA<0:5> and CS signals while the clock enable signal CKE is still active (e.g., at a logic high level), and the offset voltage (Voff) adjustment circuit 10 may execute operations of the first phase of the test mode, similarly to the first phase of the test mode referring to Fig. 3B. The control circuit 17 may keep providing the OFF signal to the switch SW1. Thus, the input node of the main input buffer 13 may receive the input signal from one of the external terminals and the reference voltage VREF from the VREF generator 14 that is responsive to an active signal (e.g., a logic high level) of a VREF enable signal VREFEn from the control circuit 17. The main input buffer 13 may receive the Voff adjust control flags TVxAdj. For example, the Voff adjust control flags TVxAdj may be set to a default combination of values, such as “000”, included in the command. The default combination of values may be any other combination that may be provided in the command via the external terminals. The control circuit 17 may also provide a latch enable signal LatchEn indicative of an inactive status (e.g., a logic low level) to a latch 15, and the latch 15 is inactive responsive to the inactive latch enable signal LatchEn in the first phase of the test mode.

[039] Fig. 5B is a block diagram of an offset voltage (Voff) adjustment circuit 10 in a semiconductor device 1 in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure. Description of components corresponding to components included in Fig. 5A will not be repeated and changes from Fig. 5A including signal relationships between the components will be described. For example, the second phase (Phase II) of the test mode may be signaled by an inactive clock enable signal CKE (e.g., at a logic low level). Here, the VREF generator 14 may be disabled to provide the reference voltage VREF as the control circuit 18 provides a VREF enable signal VREFEn that is inactive (e.g., a logic low level). Thus, a signal from the VREF generator 14 may be set to the floating state (Hi-Z). Responsive to the inactive clock enable signal CKE, the control circuit 17 may provide the ON signal to the switch SW1 in order to turn on the switch SW1. The switch SW1 may couple one terminal of the external terminals, which provides the reference voltage VREF generated externally, to the reference node of the main input buffer 13 as well as the input node of the main input buffer 13.



[040] The main input buffer 13 may adjust an offset voltage ( $V_{off}$ ) based on the  $V_{off}$  adjust control flags  $TVxAdj$  representing a combination of values (e.g., 000, 001, ... 111) while the reference voltage is being provided to the input node of the main input buffer 13. For example, the main input buffer 13 may provide the output signal that is based on a comparison result of the reference voltage ( $V_{REF}$ ) provided to the input node and the reference node, with adjustment to the offset voltage ( $V_{off}$ ) in order to minimize the effect of the offset voltage ( $V_{off}$ ).

[041] Fig. 5C is a block diagram of an offset voltage ( $V_{off}$ ) adjustment circuit 10 in a semiconductor device in a second phase (Phase II) of the test mode in accordance with an embodiment of the present disclosure. Description of components corresponding to components included in Figs. 5A and 5B will not be repeated and changes from Figs. 5A and 5B including signal relationships between the components will be described. Instead of providing the reference voltage  $V_{REF}$  to the input node of the main input buffer 13 from the external terminals as shown in Fig. 5B, the  $V_{REF}$  generator 14 may provide the reference voltage  $V_{REF}$ , responsive to the active  $V_{REF}$  enable signal  $V_{REFEn}$  (e.g., a logic high level). On the other hand, for example, each of external terminals, such as  $CA<0:5>$  and CS signals, may be set to a floating state with a high impedance (Hi-Z). Responsive to the inactive clock enable signal  $CKE$ , the control circuit 17 may provide the ON signal to the switch SW1 in order to turn on the switch SW1. The switch SW1 couples the  $V_{REF}$  generator 14 providing the reference voltage  $V_{REF}$  to the input node and the reference node of the main input buffer 13. Thus, the input node and the reference node of the main input buffer 13 may receive the reference voltage  $V_{REF}$  from the  $V_{REF}$  generator 14.

[042] The above description has included embodiments in the context of external terminals including command/address input terminals ( $CA<0:5>$ ) and a chip select terminal (CS). However, the inventions may be applied to embodiments other external terminals of semiconductor devices. Examples of the external terminals may include, but not be limited to, data terminals (DQ) and a data mask signal terminal (DQM).

[043] Although this invention has been disclosed in the context of certain preferred embodiments and examples, it will be understood by those skilled in the art that the inventions extend beyond the specifically disclosed embodiments to other alternative embodiments and/or uses of the inventions and obvious modifications and equivalents thereof. In addition, other modifications which are within the scope of this invention will be readily apparent to those of skill in the art based on this disclosure. It is also contemplated that various combination or sub-combination of the specific features and aspects of the embodiments may be made and still fall within the scope of the inventions. It should be understood that various features and aspects of the disclosed embodiments can be combined with or substituted for one another in order to form varying mode of the disclosed invention. Thus, it is intended that the scope of at least some of the present invention herein disclosed should not be limited by the particular disclosed embodiments described above.

CLAIMS

What is claimed is:

1. An apparatus comprising:  
an input pad;  
a first input buffer including a first input node and a second input node;  
a conductive wiring configured to permanently couple between the input pad and the first input node of the first input buffer; and  
a first switch configured to couple the input pad to the second input node of the first input buffer.
2. The apparatus of claim 1, further comprising:  
a reference voltage generator coupled to the second input node of the first input buffer and configured to generate a reference voltage.
3. The apparatus of claim 2, wherein the first input buffer is configured to provide a signal responsive to a relative voltage that is a first voltage at the first input node relative to a second voltage at the second input node, and  
wherein the first input buffer is configured to receive a test signal and further configured to adjust the relative voltage responsive to the test signal.
4. The apparatus of claim 2, further comprising:  
a second input buffer including a third input node and a fourth input node; and  
a second switch configured to couple the input pad to the third input node of the second input buffer.
5. The apparatus of claim 4, wherein the input pad is configured to provide at least a part of a command, and

wherein the second switch is configured to couple the input pad and the third input node of the second input buffer responsive to at least part of a command provided to the input pad.

6. The apparatus of claim 1, further comprising an enable input pad, wherein the first switch is configured to couple the input pad and the second input node responsive to an enable signal provided to the enable input pad.

7. The apparatus of claim 6, further comprising a reference voltage generator coupled to the second input node of the first input buffer and configured to generate a reference voltage,

wherein one of the reference voltage generator and the input pad is configured to provide the reference voltage to the first input node and the second input node responsive to the enable signal, and

wherein the other of the reference voltage generator and the input pad is at a floating state responsive to the enable signal.

8. An apparatus comprising:  
an input pad;  
a first input buffer including a first input node and a second input node, the first input node being permanently coupled to the input pad; and

a first switch coupled between the first and second input nodes of the first input buffer,

wherein the apparatus is configured to perform operations in a normal mode and a test mode, the test mode comprising a first phase and a second phase,

wherein the first switch is open in the normal mode; and

wherein the first switch is open in the first phase of the test mode and the first switch is closed responsive, at least in part, to a change of the test mode from the first phase to the second phase.

9. The apparatus of claim 8, further comprising:  
a reference voltage generator configured to provide a reference voltage to the second input node of the first input buffer in the normal mode and the first phase of the test mode.
10. The apparatus of claim 9, wherein the reference voltage generator is further configured to stop providing the reference voltage in the second phase of the test mode.
11. The apparatus of claim 10, wherein the input pad is configured to receive a reference voltage in the second phase of the test mode.
12. The apparatus of claim 8, further comprising:  
a reference voltage generator configured to provide a reference voltage to the second input node of the first input buffer in the normal mode, the first phase of the test mode and the second phase of the test mode.
13. The apparatus of claim 12, wherein the input pad is set to a floating state in the second phase of the test mode.
14. An apparatus comprising:  
an input pad;  
a first input buffer comprising a first input node and a second input node;  
a first switch configured to couple the first input node and the second input node in an active state and further configured to decouple the first input node and the second input node in an inactive state; and  
a control circuit configured to provide a signal causing the first switch to be in the active state or an inactive state,  
wherein the first input node is coupled to the input pad.

15. The apparatus of claim 14,  
wherein the control circuit is configured to receive an enable signal, and  
wherein the control circuit is configured to provide the signal causing the first switch to be in the active state responsive to an inactive state of the enable signal, and further configured to provide the signal causing the first switch to be in the inactive state responsive to an active state of the enable signal.

16. The apparatus of claim 15, further comprising a latch,  
wherein the control circuit is configured to provide a latch enable signal causing the latch to receive an output signal from the first input buffer while the first switch is in the active state,

wherein the control circuit is configured to provide a latch timing signal responsive to the enable signal, and

wherein the latch is configured to latch the output signal from the first input buffer and further configured to provide the output signal to an output terminal responsive to the latch timing signal.

17. The apparatus of claim 16, wherein the latch timing signal is activated substantially simultaneously when the first switch is switching from the active state to the inactive state.

18. The apparatus of claim 16, wherein the control circuit is coupled to a memory cell array;

wherein the control circuit is configured to suspend access to the memory cell array responsive to the inactive state of the enable signal.

19. The apparatus of claim 15, further comprising:  
a second input buffer comprising a third input node and a fourth input node; and

a second switch configured to couple the input pad and the third input node in an active state and further configured to decouple the input pad and the third input node in an inactive state,

wherein the control circuit is configured to receive a first command from the first input buffer,

wherein the control circuit is configured to provide a first signal causing the second switch to be in the active state or in an inactive state, responsive to the first command indicative of a test command and further configured to provide a second signal causing the second input buffer to receive a second command responsive to the first command.

20. The apparatus of claim 19, further comprising a selector,

wherein the control circuit is configured to provide a third signal causing the selector to select an input source from either the first input buffer or the second input buffer, and

wherein the selector is configured to selectively provide an output signal from either the first input buffer or the second input buffer, responsive to the third signal.




FIG. 1B (Prior Art)

FIG. 1A (Prior Art)






FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4




FIG. 5A




FIG. 5B






FIG. 5C

## INTERNATIONAL SEARCH REPORT

International application No.  
**PCT/US2017/045892****A. CLASSIFICATION OF SUBJECT MATTER****G11C 7/10(2006.01)i, G11C 8/06(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**Minimum documentation searched (classification system followed by classification symbols)  
G11C 7/10; G01R 1/00; H03K 3/00; G11C 7/00; G11C 7/06; G11C 8/06Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Korean utility models and applications for utility models  
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
eKOMPASS(KIPO internal) & Keywords:offset, voltage, adjust, remove, compensate, switch, reference, input, node, buffer**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2013-0082718 A1 (BRET DALE et al.) 04 April 2013 See paragraphs [0018]-[0025]; claim 1; and figures 2-3.	1-7, 14-15, 19-20
Y		8-13, 16-18
Y	US 6489819 B1 (TAKASHI KONO et al.) 03 December 2002 See column 8, lines 35-55; column 10, lines 6-24; and figures 2, 4, 6.	8-13, 16-18
A	US 2007-0070717 A1 (KYUNG-HOON KIM) 29 March 2007 See paragraphs [0073]-[0075], [0099]-[0105]; and figure 8.	1-20
A	US 2010-0194447 A1 (JAMES GARRETT) 05 August 2010 See paragraphs [0007]-[0011]; claim 1; and figure 1.	1-20
A	US 2003-0012065 A1 (YOUNG-JOON CHANG et al.) 16 January 2003 See paragraphs [0007]-[0010]; and figures 1-2.	1-20

 Further documents are listed in the continuation of Box C. See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

22 November 2017 (22.11.2017)

Date of mailing of the international search report

**22 November 2017 (22.11.2017)**

Name and mailing address of the ISA/KR

International Application Division  
Korean Intellectual Property Office  
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

BYUN, Sung Cheal

Telephone No. +82-42-481-8262



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2017/045892**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013-0082718 A1	04/04/2013	CN 103033735 A CN 103033735 B TW 201316015 A TW I447413 B US 8704529 B2	10/04/2013 24/12/2014 16/04/2013 01/08/2014 22/04/2014
US 6489819 B1	03/12/2002	None	
US 2007-0070717 A1	29/03/2007	KR 10-0640158 B1 TW 200713270 A TW I308753 A US 7277331 B2	01/11/2006 01/04/2007 11/04/2009 02/10/2007
US 2010-0194447 A1	05/08/2010	CN 101826876 A TW 201044784 A	08/09/2010 16/12/2010
US 2003-0012065 A1	16/01/2003	CN 100414843 C CN 1395371 A DE 60210222 T2 EP 1271868 A2 EP 1271868 A3 EP 1271868 B1 JP 2003-078574 A JP 3602836 B2 KR 10-0400224 B1 KR 10-2003-0001708 A US 6694105 B2	27/08/2008 05/02/2003 28/12/2006 02/01/2003 20/08/2003 29/03/2006 14/03/2003 15/12/2004 01/10/2003 08/01/2003 17/02/2004