

US010241185B2

(12) United States Patent Liu

(10) Patent No.: US 10,241,185 B2

(45) **Date of Patent:** Mar. 26, 2019

(54) MEMORY ARRAYS

(71) Applicant: Micron Technology, Inc., Boise, ID

(US)

(72) Inventor: Zengtao T. Liu, Boise, ID (US)

(73) Assignee: Micron Technology, Inc., Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 15/996,733

(22) Filed: Jun. 4, 2018

(65) Prior Publication Data

US 2018/0275239 A1 Sep. 27, 2018

Related U.S. Application Data

- (60) Continuation of application No. 15/855,939, filed on Dec. 27, 2017, now Pat. No. 9,989,616, which is a (Continued)
- (51) **Int. Cl.** *G11C 11/00* (2006.01) *G01R 33/58* (2006.01)
 (Continued)
- (52) U.S. Cl. CPC *G01R 33/58* (2013.01); *G01R 33/1284*

(2013.01); *G11C 5/025* (2013.01); (Continued)

(58) Field of Classification Search

CPC G11C 11/00

(Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

4,715,685 A 12/1987 Yaniv et al. 4,964,080 A 10/1990 Tzeng (Continued)

FOREIGN PATENT DOCUMENTS

CN 1339159 3/2002 CN 1444284 9/2003 (Continued)

OTHER PUBLICATIONS

EP EP 11792836 Search Report, dated Dec. 16, 2013, Micron Technology, Inc.


(Continued)

Primary Examiner — Harry W Byrne (74) Attorney, Agent, or Firm — Wells St. John P.S.

(57) ABSTRACT

Some embodiments include memory arrays. The memory arrays can have global bitlines extending along a first horizontal direction, vertical local bitlines extending perpendicularly from the global bitlines, and wordlines extending along a second horizontal direction which is perpendicular to the first horizontal direction. The global bitlines may be subdivided into a first series at a first elevational level, and a second series at a second elevational level which is different from the first elevational level. The global bitlines of the first series can alternate with the global bitlines of the second series. There can be memory cell material directly between the wordlines and the vertical local bitlines. The memory cell material may form a plurality of memory cells uniquely addressed by wordline/global bitline combinations. Some embodiments include crosspoint memory cell units that have areas of about 2F².

20 Claims, 10 Drawing Sheets



6,946,702 B2 9/2005 Jang Related U.S. Application Data 6,950,369 B2 9/2005 Kunikiyo et al. continuation of application No. 15/639,423, filed on 6,955,992 B2 10/2005 Zhang et al. 6,958,273 B2 10/2005 Chen et al. Jun. 30, 2017, now Pat. No. 9,887,239, which is a 6,961,258 B2 11/2005 Lowrey continuation of application No. 15/220,316, filed on 6,970,375 B2 11/2005 Rinerson et al. Jul. 26, 2016, now Pat. No. 9,697,873, which is a 6,972,211 B2 12/2005 Hsu et al. continuation of application No. 13/937,994, filed on 6.985.374 B2 1/2006 Yamamura 7,002,197 B2 2/2006 Perner et al Jul. 9, 2013, now Pat. No. 9,412,421, which is a 7,005,350 B2 2/2006 Walker et al. division of application No. 13/607,681, filed on Sep. 7,009,278 B2 3/2006 Hsu 8, 2012, now Pat. No. 8,488,374, which is a division 7,026,911 B2 4/2006 Aono et al. of application No. 12/795,565, filed on Jun. 7, 2010, 7,029,924 B2 4/2006 Hsu et al. 7,029,925 B2 4/2006 Celii et al. now Pat. No. 8,289,763. 7,035,141 B1 4/2006 Tripsas et al. 7,046,550 B1 7,050,316 B1 5/2006 Reohr et al. (51) **Int. Cl.** 5/2006 Lin et al. G11C 5/02 (2006.01)7,067,862 B2 7,085,167 B2 6/2006 Rinerson et al. G11C 5/06 (2006.01)8/2006 Lee et al. 7,098,438 B1 8/2006 Frazier G11C 8/14 (2006.01)7,109,544 B2 9/2006 Schoelesser et al. G11C 13/00 (2006.01)7,123,535 B2 10/2006 Kurotsuchi et al. G11C 7/10 (2006.01)7,149,108 B2 12/2006 Rinerson et al. H01L 27/24 (2006.01)7.167.387 B2 1/2007 Sugita et al. 7,180,160 B2 7,187,201 B1 2/2007 H01L 45/00 (2006.01)Ferrant et al. 3/2007 Trimberger G01R 33/12 (2006.01)7,193,267 B2 3/2007 Hsu et al. G01R 33/24 (2006.01)7,205,238 B2 4/2007 Pan et al. (52) U.S. Cl. 7,233,024 B2 6/2007 Scheuerlein et al. CPC G11C 5/063 (2013.01); G11C 7/1087 7,236,389 B2 6/2007 Hsu 7,247,876 B2 7/2007 Lowrey (2013.01); G11C 7/1093 (2013.01); G11C 8/14 7,273,791 B2 9/2007 Basceri et al. (2013.01); G11C 13/003 (2013.01); G11C 7,323,349 B2 1/2008 Hsu et al. 13/0004 (2013.01); G11C 13/0026 (2013.01); 7,335,906 B2 2/2008 Toda 7,388,775 B2 7,393,785 B2 H01L 27/2427 (2013.01); H01L 27/2481 6/2008 Bedeschi et al. 7/2008 Uhlenbrock et al. (2013.01); H01L 45/06 (2013.01); H01L 7,405,967 B2 7/2008 Kozicki et al. 45/1226 (2013.01); H01L 45/1233 (2013.01); 7,459,715 B2 12/2008 Toda et al. H01L 45/14 (2013.01); H01L 45/144 7,459,716 B2 12/2008 Toda et al. (2013.01); H05K 999/99 (2013.01); G01R 7,465,675 B2 12/2008 Gwan-Hyeob 7,473,982 B2 33/24 (2013.01); G11C 2213/18 (2013.01); 1/2009 Aono et al. 7,489,552 B2 G11C 2213/71 (2013.01); G11C 2213/72 2/2009 Kurotsuchi et al. 7,525,410 B2 4/2009 Aono et al. (2013.01); G11C 2213/77 (2013.01); H01L 7,538,338 B2 5/2009 Rinerson et al 27/2409 (2013.01) 7,544,987 B2 6/2009 Lu et al. Field of Classification Search 7,557,424 B2 7/2009 Wong et al. 7,560,815 B1 7/2009 Vaartstra et al. USPC ... 365/46, 94, 100, 113, 129, 148, 158, 163; 7.570.511 B2 8/2009 Cho et al. 257/2-5, 296, E31.047, E27.006; 438/29, 7.639.523 B2 12/2009 Celinska et al 438/95, 96, 166, 259, 365, 482, 486, 597; 7,666,526 B2 2/2010 Chen et al. 7,671,417 B2 3/2010 Yoshida et al 7,679,812 B2 See application file for complete search history. 3/2010 Sasagawa et al. 7,687,793 B2 3/2010 Harshfield et al 7,687,840 B2 3/2010 Shinmura **References Cited** 7,696,077 B2 4/2010 Liu 7,700,935 B2 4/2010 Kim et al. U.S. PATENT DOCUMENTS 7,727,908 B2 6/2010 Ahn et al. 7,751,163 B2 7/2010 Duch et al. 5,049,970 A 9/1991 Tanaka et al. 7,755,076 B2 7,768,812 B2 7/2010 Lung 5,122,476 A 6/1992 Fazan et al. 8/2010 Liu 6,034,882 A 3/2000 Johnson et al. 7,772,580 B2 8/2010 Hofmann et al. 6,218,696 B1 4/2001 Radius 7,777,215 B2 8/2010 Chien et al. 6,432,767 B2 8/2002 Torii et al. 7,799,672 B2 9/2010 Hashimoto et al. 6,524,867 B2 2/2003 Yang et al. 7,807,995 B2 10/2010 Mikawa 6,552,952 B2 4/2003 Pascucci 7,838,861 B2 11/2010 Klostermann 6,687,147 B2 2/2004 Fricjie et al. 7,842,991 B2 11/2010 Cho et al. 6,693,821 B2 2/2004 Hsu et al. 7,864,568 B2* 1/2011 Fujisaki G11C 13/0004 6,693,846 B2 2/2004 Fibranz 365/163 6,717,881 B2 4/2004 Ooishi 7,898,839 B2 3/2011 Aoki 6,753,561 B1 6/2004 Rinerson et al. 7,907,436 B2 3/2011 Maejima et al. 6,753,562 B1 6/2004 Hsu et al. 7,910,909 B2 3/2011 Kim et al. 6,757,188 B2 6/2004 Perner et al. 7,948,784 B2 5/2011 Kijigaya 6,778,421 B2 8/2004 Tran 7,952,914 B2 5/2011 Baek et al. 6,785,159 B2 8/2004 Tuttle 7.990,754 B2 8/2011 Azuma et al. 6,806,531 B1 10/2004 Chen et al. 8,021,897 B2 Sills et al. 9/2011 6.834.008 B2 12/2004 Rinerson et al. 6,873,544 B2 8,043,926 B2 10/2011 Cho et al. 3/2005 Perner et al.

8.048,755 B2

8,094,477 B2

8,098,520 B2

11/2011

1/2012 Maeiima

1/2012 Seigler et al.

Sandhu et al.

(56)

6,905,937 B2

6,930,324 B2

6,940,113 B2

6/2005

8/2005

Hsu et al.

9/2005 Hsu et al.

Kowalski et al.

US 10,241,185 B2 Page 3

(56) References Cited			2007/0015330			Li et al.
U.S	S. PATENT	DOCUMENTS	2007/0019923 2007/0034848		2/2007	Sasagawa et al. Liu
		Bocombine	2007/0041235		2/2007	
8,106,375 B2		Chen et al.	2007/0045615 2007/0048990			Cho et al. Zhuang et al.
8,114,468 B2 8,124,968 B2		Sandhu et al. Koo et al.	2007/0048990			Kim et al.
8,154,908 B2		Maejima et al.	2007/0109835		5/2007	
8,154,909 B2	4/2012	Azuma et al.	2007/0120124			Chen et al.
8,295,077 B2		Murooka	2007/0121369 2007/0123039		5/2007 5/2007	Парр Elkins et al.
8,355,274 B2 8,411,477 B2		Arita et al. Tang et al.	2007/0132049		6/2007	
8,427,859 B2		Sandhu et al.	2007/0165434			Lee et al.
8,431,458 B2		Sills et al.	2007/0167008 2007/0171706		7/2007	Hsu et al.
8,436,414 B2 8,536,556 B2		Tanaka et al. Fukumizu	2007/0171700			Ho et al.
8,537,592 B2			2007/0176261		8/2007	
8,542,513 B2		Tang et al.	2007/0210348			Song et al.
8,611,121 B2 8,652,909 B2		Ahn et al. Sills et al.	2007/0224770 2007/0231988			Nagashima Yoo et al.
8,743,589 B2		Sandhu et al.	2007/0246795			Fang et al.
8,791,447 B2		Liu et al.	2007/0257257			Cho et al.
8,854,863 B2			2007/0258279 2007/0267675			Lung et al. Cho et al.
9,805,792 B2 2002/0018355 A1		Johnson et al.	2007/0268739			Yoo et al.
2002/0034117 A1		Okazawa	2007/0268742		11/2007	
2002/0079524 A1		Dennison	2007/0269683			Chen et al. Yoshida et al.
2002/0098676 A1 2002/0196695 A1		Ning Pascucci	2007/0278578 2007/0285965			Toda et al.
2002/0190093 A1 2003/0031047 A1		Anthony et al.	2007/0295950	Al	12/2007	Cho et al.
2003/0086313 A1			2008/0001172			Karg et al.
2003/0174042 A1		Aono et al.	2008/0008642 2008/0012064			Mori et al. Park et al.
2003/0174570 A1 2003/0185049 A1		Oishi Fricke et al.	2008/0013363			Kim et al.
2003/0218902 A1		Perner et al.	2008/0014750			Nagashima
2003/0218929 A1		Fibranz	2008/0026547 2008/0029754			Yin et al. Min et al.
2003/0223283 A1 2004/0002186 A1		Kunikiyo Vyvoda et al.	2008/0029734			Symanczyk
2004/0002180 A1 2004/0090841 A1		Perner et al.	2008/0036508	A1	2/2008	Sakamoto et al.
2004/0100835 A1	5/2004	Sugibayashi et al.	2008/0048165			Miyazawa
2004/0108528 A1		Hsu et al.	2008/0049487 2008/0062740			Yoshimura et al. Baek et al.
2004/0124407 A1 2004/0188714 A1		Kozicki et al. Scheuerlein	2008/0070409		3/2008	
2004/0245547 A1			2008/0073635			Kiyotoshi et al.
2005/0001257 A1		Schoelesser et al.	2008/0078985 2008/0080229			Meyer et al. Choi et al.
2005/0014325 A1 2005/0032100 A1		Aono et al. Heath et al.	2008/0089105			Ro et al.
2005/0054119 A1		Hsu et al.	2008/0093591			Khang et al.
2005/0122771 A1			2008/0099753 2008/0102278			Song et al. Kreupl et al.
2005/0128799 A1 2005/0161747 A1		Kurotsuchi et al. Lung et al.	2008/0105862			Lung et al.
2005/01747 A1 2005/0174835 A1		Rinerson et al.	2008/0106925	A1	5/2008	Paz De Araujo et al.
2005/0205943 A1		Yamada	2008/0123390			Kim et al.
2005/0243844 A1 2005/0250281 A1		Aono et al. Ufert et al.	2008/0157257 2008/0175031			Bertin et al. Park et al.
2005/0250281 A1 2005/0269646 A1		Yamada	2008/0175032		7/2008	Tanaka et al.
2005/0275003 A1	12/2005	Shinmura	2008/0185571			Happ et al.
2005/0287741 A1 2006/0023498 A1			2008/0185687 2008/0212361			Hong et al. Bertin et al.
2006/0023498 A1 2006/0027893 A1		Meijer	2008/0232160			Gopalakrishnan
2006/0035451 A1	2/2006	Hsu	2008/0247219			Choi et al.
2006/0046509 A1		Gwan-Hyeob	2008/0251779 2008/0258126		10/2008	Kakosehke et al.
2006/0062049 A1 2006/0097238 A1		Lee et al. Breuil et al.	2008/0259672		10/2008	
2006/0099813 A1		Pan et al.	2008/0303014			Goux et al.
2006/0104111 A1		Tripsas et al.	2009/0014706 2009/0014707		1/2009	Lung Lu et al.
2006/0110878 A1 2006/0160304 A1		Lung et al. Hsu et al.	2009/0026436			Song et al.
2006/0170027 A1		Lee et al.	2009/0057640	A1	3/2009	Lin et al.
2006/0171200 A1	8/2006	Rinerson et al.	2009/0059644			Kijigaya et al.
2006/0181920 A1 2006/0215445 A1		Ufert Baek et al.	2009/0072217 2009/0085121			Klostermann Park et al.
2006/0213443 A1 2006/0258079 A1		Lung et al.	2009/0083121		4/2009	
2006/0258089 A1	11/2006	Chung-Zen	2009/0141547		6/2009	Jin et al.
2006/0274593 A1		Kurotsuchi et al.	2009/0168495		7/2009	
2006/0284157 A1			2009/0173930 2009/0180309		7/2009 7/2009	Yasuda et al.
2006/0284242 A1 2006/0286709 A1		Jo Lung et al.	2009/0180309			Maejima et al.
2007/0010082 A1		Pinnow et al.	2009/0207681		8/2009	Juengling
						-

(56) References Cited			FOREIGN PATENT DOCUMENTS			
U.S.	PATENT	DOCUMENTS	CN	1459792	12/2003	
		_	CN	1624803	6/2005	
2009/0218557 A1	9/2009		CN	101005113	12/2006	
2009/0218558 A1 2009/0250681 A1		Park et al. Smythe et al.	CN CN	101051670 101034732	4/2007 9/2007	
2009/0250081 A1 2009/0261314 A1		Kim et al.	CN	101054752	9/2008	
2009/0261314 A1 2009/0261343 A1		Herner et al.	CN	101350360	1/2009	
2009/0267047 A1		Sasago et al.	CN	101546602	9/2009	
2009/0268532 A1	10/2009	DeAmbroggi et al.	CN	101840995	9/2010	
2009/0272959 A1	11/2009	Phatak et al.	CN	200880124714.6	7/2012	
2009/0272960 A1		Srinivasan et al.	CN	201180027954.6	5/2014	
2009/0272961 A1		Miller et al.	CN	201180065042.8	5/2015	
2009/0272962 A1		Kumar et al. French et al.	CN EP	201180057866.0 0177045	11/2015 8/1984	
2009/0273087 A1 2009/0278109 A1		Phatak	EP	1796103	9/2006	
2009/0303780 A1		Kasko et al.	EP	11834802	3/2015	
2009/0315090 A1		Weis et al.	EP	14171745.4	3/2015	
2009/0316467 A1	12/2009		EP	14171745.4	12/2016	
2009/0316474 A1	12/2009	Cho et al.	GB	1266513	3/1972	
2009/0317540 A1		Sandhu et al.	JР	2005-175457	6/2005	
2009/0321878 A1		Koo et al.	JP	2005-353779	12/2005	
2009/0323385 A1		Scheuerlein et al.	JP	2006-032729	2/2006	
2010/0003782 A1		Sinha et al.	JP JP	2006-040981 2006-074028	2/2006 3/2006	
2010/0008163 A1 2010/0044666 A1	1/2010	Baek et al.	JP	2006-121044	5/2006	
2010/0044000 A1 2010/0046273 A1		Azuma et al.	JР	2008-135744	6/2008	
2010/0061132 A1*		Fujisaki G11C 13/0004	JР	2008-192995	8/2008	
		365/51	JP	2009-081251	4/2009	
2010/0065836 A1	3/2010		JP	2009-163867	7/2009	
2010/0072452 A1	3/2010	Kim et al.	JP	2009-267411	11/2009	
2010/0084741 A1		Andres et al.	JP	2010-009669	1/2010	
2010/0085798 A1		Lu et al.	JP JP	2010-010688	1/2010	
2010/0090187 A1		Ahn et al.	JP JP	2010-192569 2010-192646	9/2010 9/2010	
2010/0110759 A1		Jin et al. Vaithyanathan et al.	JР	2010-1320-40	10/2010	
2010/0123542 A1 2010/0135061 A1		Li et al.	JР	2010-263211	11/2010	
2010/0140578 A1		Tian et al.	KR	2003-0048421	6/2003	
2010/0157657 A1		Rinerson et al.	KR	2005-0008353	1/2005	
2010/0157658 A1		Schloss et al.	KR	1020060087882	8/2006	
2010/0163820 A1	7/2010	Son	KR	10-0751736	8/2007	
2010/0163829 A1	7/2010	Wang et al.	KR	20070111840	11/2007	
2010/0172171 A1	7/2010	Azuma et al.	KR KR	20070118865	12/2007	
2010/0176368 A1		Ko et al.	KR	20090109804 20100078808	10/2009 7/2010	
2010/0178729 A1		Yoon et al.	KR	20100073333	7/2010	
2010/0193758 A1		Tian et al.	TW	09147549	5/2013	
2010/0193761 A1		Amin et al.	TW	100119681	8/2013	
2010/0193762 A1		Hsieh et al.	TW	100135681	10/2013	
2010/0195371 A1 2010/0232200 A1		Ohba et al.	TW	100142963	8/2014	
2010/0232200 A1 2010/0237442 A1		Shepard Li et al.	TW	101102280	8/2014	
2010/0237442 A1 2010/0243980 A1		Fukumizu	WO WO	WO 2006/003620 WO 2008/029446	1/2006 3/2008	
2010/0243983 A1		Chiang et al.		PCT/US2008/084422	3/2008	
2010/0258782 A1		Kuse et al.	wo	WO 2009/127187	10/2009	
2010/0259960 A1		Samachisa	WO	WO 2010/068221	6/2010	
2010/0259961 A1		Fasoli et al.	WO	WO 2010/082922	7/2010	
2010/0259962 A1		Yan et al.	WO	WO 2010/082923	7/2010	
2011/0059576 A1	3/2011	Cho et al.	WO	WO 2010/082928	7/2010	
2011/0128775 A1	6/2011	Maejima et al.	WO	WO 2010/085241	7/2010	
2011/0171836 A1	7/2011	Xia	WO	WO 2010/087854	8/2010	
2011/0193044 A1	8/2011	Sandhu et al.	WO	WO 2010/101340	9/2010	
2011/0205783 A1		Murooka	WO	WO 2010/117911	10/2010	
2011/0249486 A1		Azuma et al.		PCT/US2011/035601	12/2012	
2011/0261606 A1*	10/2011	Sandhu G11C 13/0007		PCT/US2011/051785	4/2013	
2011/0261607 A1*	10/2011	365/148 Tang G11C 13/0007		PCT/US2011/059095 PCT/US2011/066770	6/2013 7/2013	
2011/0200222 41	12/2011	365/148				
2011/0309322 A1		Hwang		OTHER	PUBLICATIONS	
2012/0119180 A1		Koo et al.				
2012/0140542 A1 2012/0147648 A1	6/2012	Scheuerlein	EP EP	11845727.4 Search	Report, dated Nov. 20, 2014, Micron	
2012/014/048 A1 2012/0164798 A1		Sills et al.	Techno	ology, Inc.		
2012/0187363 A1		Liu et al.	WO I	PCT/US2008/084422	Search Rept., dated Mar. 19, 2009,	
2012/0147303 A1 2012/0248399 A1		Sasago et al.		n Technology, Inc.	- '	
2013/0021836 A1	1/2013				Vrit. Opin., dated Mar. 19, 2009, Micron	
2014/0247640 A1	9/2014			ology, Inc.		
				~··		

(56)References Cited

OTHER PUBLICATIONS

WO PCT/US2011/035601 Search Rept., dated Nov. 21, 2011, Micron Technology, Inc.

WO PCT/US2011/035601 Writ. Opin., dated Nov. 21, 2011, Micron Technology, Inc.

WO PCT/US2011/051785 Search Rept., dated Apr. 10, 2012, Micron Technology, Inc.

WO PCT/US2011/051785 Writ. Opin., dated Apr. 10, 2012, Micron Technology, Inc.

WO PCT/US2011/059095 Search Rept., dated May 21, 2012, Micron Technology, Inc.

WO PCT/US2011/059095 Writ. Opin., dated May 21, 2012, Micron Technology, Inc.

WO PCT/US2011/066770 Search Rept., dated Sep. 11, 2012, Micron Technology, Inc.

WO PCT/US2011/066770 Writ. Opin., dated Sep. 11, 2012, Micron Technology, Inc.

WO PCT/US2012/021168 Search Rept., dated Jul. 24, 2012, Micron Technology, Inc.

WO PCT/US2012/021168 Writ. Opin., dated Jul. 24, 2012, Micron Technology, Inc.

Baek et al., "Multi-layer Cross-point Binary Oxide Resistive Memory (OxRRAM) for Post-NAND Storage Application", IEEE, 2005.

Bedeschi et al., "A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage", IEEE, vol. 44, No. 1, Jan. 2009, pp. 217-227.

Chen et al., "Non-Volative Resistive Switching for Advanced Memory Applications", IEEE, 2005, 4 pages

Chen et al., "Perovskite RRAM Devices with Metal/Insulator/ PCMO/Metal Heterostructures", IEEE, 2005, United States, pp.

Choi et al., "Defect Structure and Electrical Properties of Single-Crystal Ba0.03SR0.97TiO3", Journal of the American Ceramic Society vol. 71, No. 4, 1988, United Kingdom, pp. 201-205.

Courtade et al., "Microstructure and Resistance Switching in NiO Binary Oxide Films Obtained from Ni Oxidation", IEEE, 2006, United States, pp. 94-99. Higaki et al., "Effects of GasPhase absorption into Si Substrates on

Plasma Doping Process", Tokyo Institute of Technology, ESSDERC 2003, 4 pages.

Ho et al., "A Highly Reliable Self-Aligned Graded Oxide WOx Resistance Memory: Conduction Mechanisms and Reliability", IEEE 2007 Symposium on VLSI Technology Digest of Technical Papers, Kyoto, pp. 228-229.

Hosoi et al., "High Speed Unipolar Switching Resistance RAM (RRAM) Technology", IEEE International Electron Devices Meeting, Dec. 2006, United States, 4 pages.

Hudgens et al., "Overview of Phase-Change Chalcogenide Nonvolatile Memory Technology", MRS Bulletin, Nov. 2004, United States, pp. 829-832.

Ignatiev et al., "Resistance Non-volatile Memory-RRAM", Materials Research Society Symposium Proceedings vol. 997, 2007, United States, 9 pages.

Karg et al., "Nanoscale Resistive Memory Device using SrTiO3 Films", IEEE, 2007, United States, pp. 68-70.

Kau et al., "A Stackable Cross Point Phase Change Memory", IEEE, 2009, United States, pp. 27.1.1-27.1.4.

Komori et al., "Disturbless Flash Memory due to High Boost Eficiency on BiCS Structure and Optimal Memory Film Stack for Ultra High Density Storage Device", IEEE International Electron Devices Meeting, Dec. 15-17, 2008, United States, pp. 851-854. Koolj et al., "Photoselective Metal Deposition on Amorphous Silicon p-i-n Solar Cells", Journal of Electrochemical Society, vol. 44(10), Oct. 1997, pp. L271-L272.

Kozicki et al., "Non-Volatile Memory Based on Solid Electrolytes", Center for Solid State Electronics Research, Arizona State University, 8 pages.

Kozicki, "Memory Devices Based on Solid Electrolytes", Materials Research Society Symposium Proceedings vol. 997, 2007, United States, 10 pages.

Lee et al., "2-stack 1D-1R Cross-Point Structure with Oxide Diodes as Switch Elements for High Density Resistance RAM Applications", IEE, 2007, pp. 771-774.

Lee et al., "Resistance Switching of Al doped ZnO for Non Volatile Memory Applications", Dept of Materials Science and Engineering, Gwangju Institute of Science and Technology, 2 pages

Lin et al., "Effect of Top Electrode Material on Resistive Switching Properties of ZrO2 Film Memory Devices", IEEE, May 2007, vol. 28, No. 5, pp. 366-368.

Meyer et al., "Oxide Dual-Layer Memory Element for Scalable Non-Volatile Cross-Point Memory Technology", IEEE, 2008, United States, 5 pages.

Miyashita et al., "A Novel Bit-Line Process using Poly-Si Masked Dual-Damascene (PMDD) for 0.13 um DRAMs and Beyond",

IEEE, 2000, pp. 15.4.1-15.4.4. Muller et al., "Emerging Non-Volatile Memory Technologies", IEEE, 2003, United States, pp. 37-44.

Oh, "Full integration of Highly Manufacturable 512Mb PRAM

based on 90nm Technology" 2006, IEEE, 4 pages. Pein et al., "Performance of the d-D PENCIL Flash EPROM Cell and Memory Array", IEEE, 1995, pp. 1982-1991.

Pellizzer et al., "A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications", IEEE 2006, Symposium on VLSI Technology Digest of Technical Papers, Abstract

Pirovano et al., "Self-Aligned u Trench Phase-Change Memory Cell Architecture for 90nm Technology and Beyond", IEEE, 2007, Abstract Only.

Scheck et al., "Selective Metal Electrodeposition Through Doping Modulation of Semiconductor Surfaces", Applied Physics Letters vol. 86, 2005, United States, 3 pages.

Wikipedia; "Programmable Metallization Cell", Dec. 11, 2007; Downloaded Dec. 13, 2011; http://en.wikipedia.org/wiki/Programmable_ metallization cell, 4 pages.

Wuttig, "Towards a Universal Memory?" Nature Materials, vol. 4, Apr. 2005, pp. 265-266.


Xing et al., "Characterization of AlGaN/GaN p-n Diodes with Seiectively Regrown n-AlGan by Metal-Organic Chemical Vapor Deposition and its Application to GaN-Based Bipolar Transistors", Journal of Applied Physics, 97, May 25, 2005, 4 pages.


Yih et al., "SIC/SI Heterojunction Diodes Fabricated by Self Selective and by Blanket Rapid Thermal Chemical Vapor Deposition", IEEE, vol. 41(3), Mar. 1994, pp. 281-287.

Yoon et al., "Vertical Cross-Point Resistance Change Memory for Ultra-High Density Non-Volatiie Memory Applications", IEEE Symposium on VLSI Technology Digest of Technical Papers, Jun. 16-18, 2009, United States, pp. 26-27.


Yu et al., "Structure Effects on Resistive Switching of Al/TiOx/A1 Devices for RRAM Applications". IEEE, 2008, pp. 331-333.


* cited by examiner





































MEMORY ARRAYS

RELATED PATENT DATA

This application is a continuation of and claims priority to U.S. patent application Ser. No. 15/855,939, filed Dec. 27, 2017, which is a continuation of and claims priority to U.S. patent application Ser. No. 15/639,423, filed Jun. 30, 2017, now U.S. Pat. No. 9,887,239, which is a continuation of and claims priority to U.S. patent application Ser. No. 15/220, 316, filed Jul. 26, 2016, now U.S. Pat. No. 9,697,873, which is a continuation of and claims priority to U.S. patent application Ser. No. 13/937,994, filed Jul. 9, 2013, now U.S. Pat. No. 9,412,421, which is a divisional of and claims priority to U.S. patent application Ser. No. 13/607,681, filed Sep. 8, 2012, now U.S. Pat. No. 8,488,374, which is a divisional of and claims priority to U.S. patent application Ser. No. 12/795,565, filed Jun. 7, 2010, now U.S. Pat. No. 8,289,763, the disclosures of all are incorporated by refer- 20 ence herein.

TECHNICAL FIELD

Memory arrays.

BACKGROUND

Memory arrays are utilized for tightly packing memory cells within integrated circuitry. One type of memory which 30 is particularly amenable to tight packing is cross-point memory.

A memory array may comprise a plurality of wordlines extending along a first direction, and a plurality of bitlines extending orthogonally to the wordlines. Cross-point 35 memory may utilize memory cell material formed at the intersections of the bitlines and wordlines across the array. The memory cell material may be phase change material, such as chalcogenides. Example chalcogenides are alloys of germanium, antimony and tellurium.

In addition to the memory cell material, the individual memory cells may also comprise access devices which limit current to the memory cell material until a voltage differential across the memory cell material and the access device reaches a predetermined threshold. The access devices may 45 be non-linear electronic devices. Specifically, the access devices may be electronic devices which in a highly resistive state until a voltage differential reaches a predetermined value, whereupon the electronic devices transform to a conducting state. Example access devices are diodes and 50 ovonic threshold switches,

An example prior art cross-point memory array 5 is shown in FIGS. 1-3; with FIG. 1 being a top view, and with FIGS. 2 and 3 being cross-sectional side views. The cross-sectional views of FIGS. 2 and 3, like all other cross-sectional views in this disclosure, only show features within the planes of the cross-sections. The cross-sectional views do not show materials behind the planes of the cross-sections in order to simplify the drawings.

The top view of FIG. 1 shows that the memory array 60 comprises a plurality of global bitlines 10-14 that extend along a first horizontal direction, and comprises a plurality of wordlines 20-25 that extend orthogonally to the global bitlines. The cross-sectional side view of FIG. 2 shows that the wordlines of FIG. 1 are actually the top series of a stack 65 of wordlines, with FIG. 2 showing two underlying series of wordlines. The wordlines within one of the underlying series

2

are labeled as wordlines 20a-25a, and the wordlines in the other of the underlying series are labeled as wordlines 20b-25b.

Eighteen wordlines (20-25, 20a-25a and 20b-25b) are shown in the cross-sectional view of FIG. 2. The eighteen wordlines form a two-dimensional wordline array having columns of three wordlines, and rows of six wordlines.

FIGS. 1-3 show that vertical bitline pillars 30-44 extend upwardly from the global bitlines. The bitline pillars extend through the wordline array, and are between some of the columns of such wordline array. The wordlines, bitlines and vertical bitline pillars comprise electrically conductive material, such as, for example, one or more of various metals, metal-containing compositions, and conductively-doped semiconductor materials.

Memory cell material 45 (only some of which is labeled) is provided between the wordlines and vertical bitline pillars; and access devices 46 (only some of which are labeled) are provided between the wordlines and the vertical bitline pillars. The memory cell material and access device provided between a wordline and a vertical bitline pillar together form a memory cell 47 (only some of which are labeled).

Although the memory cell material is shown to be a single homogeneous composition, it may comprise multiple discrete compositions in some applications. Also, although the access devices are shown to comprise single, homogeneous compositions, the access devices may comprise numerous discrete compositions; and often do comprise two or more different materials. Further, although only a single access device is shown in each memory cell, there can be multiple access devices in the individual memory cells. Also, although the memory cell material is shown directly adjacent the vertical bitline pillars, and the access devices are shown directly adjacent the wordlines, the relative orientations of the memory cell material and the access devices may be reversed.

In operation, each individual memory cell may be uniquely addressed by a combination of a global bitline and a wordline. For instance, a voltage differential between global bitline 12 and wordline 20 may be utilized to access the memory cell located at the intersection where wordline 20 crosses vertical bitline pillar 36. Such access may be utilized for writing to the memory cell by placing the memory cell in a specific data storage state, and for reading from the memory cell by ascertaining which data storage state the memory cell is in.

The wordlines within the two-dimensional wordline array of FIG. 2 may be considered to be arranged in a plurality of elevational planes 50-52, and accordingly the top view of FIG. 1 may be considered to be showing the uppermost elevational plane 52 of the wordline array. The memory array may be considered to also comprise the elevational planes 50-52, and each memory unit of the memory array may be considered to have an area along the elevational plane containing such memory unit. The area may be stated in terms of a minimum feature size, F, utilized to form the memory array. Such minimum feature size will be the widths of the bitlines, the widths of the wordlines, the widths of the vertical bitline pillars, and the widths of the spaces between the bitlines and the wordlines if the memory array is fabricated to its absolute minimum dimensions.

The top view of FIG. 1 shows a square perimeter around one of the memory units. Such perimeter has sides that are of dimension 2F, and accordingly the memory unit has an area along elevational plane 52 of about 4F². The area is referred to as being "about 4F²," rather than as being

absolutely $4F^2$ because the illustrated perimeter assumes that the memory cell material **45** and access device **46** are of negligible size. Since the memory cell material **45** and access device **46** have some physical dimension, the planar area of the memory unit cell will approach $4F^2$, but will not be $4F^2$ in an absolute mathematical sense. Alternatively, the planar area of each memory cell unit may be considered to be $4F^2$ in a context in which the memory cell material and access device are ignored; or in other words may be considered to be $4F^2$ relative to the wordlines, bitlines and spaces consumed by each memory cell unit.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1-3 are diagrammatic views of a portion of a prior art memory array. FIG. 1 is a top view of the array, and FIGS. 2 and 3 are diagrammatic cross-sectional side views along the lines 2-2 and 3-3, respectively, of FIG. 1.

FIGS. **4-6** are diagrammatic views of a portion of an example embodiment memory array. FIG. **4** is a top view of the array, and FIGS. **5** and **6** are diagrammatic cross-sectional side views along the lines **5-5** and **6-6**, respectively, of FIG. **4**.

FIG. 7 is a three-dimensional view of a memory array 25 similar to that of FIGS. 4-6.

FIG. **8** is a diagrammatic cross-sectional similar to that of FIG. **5**, and shows another example embodiment memory array.

FIG. **9** is a three-dimensional view of another example ³⁰ embodiment memory array.

FIG. 10 is a three-dimensional view of another example embodiment memory array.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

Some embodiments include new memory arrays in which cross-point memory cells may be more tightly packed than is achieved with conventional memory arrays. Example 40 embodiments are described with reference to FIGS. **4-10**.

An example embodiment memory array 100 is shown in FIGS. 4-6. The top view of FIG. 4 shows that the memory array 100 comprises a plurality of global bitlines 110-118 that extend along a first horizontal direction, and comprises 45 a plurality of wordlines 120-125 that extend orthogonally to the global bitlines. The cross-sectional side view of FIG. 5 shows that the wordlines of FIG. 4 are actually the top series of a stack of wordlines, with FIG. 5 showing two underlying series of wordlines; with the wordlines within one of the 50 series being labeled as wordlines 120a-125a, and with the wordlines in the other series being labeled as wordlines 120b-125b. Accordingly, eighteen wordlines are shown in the cross-sectional view of FIG. 5. The eighteen wordlines form a two-dimensional wordline array having columns of 55 three wordlines, and rows of six wordlines. The two-dimensional wordline array is one example of a diversity of different two-dimensional wordline arrays. Such wordline arrays will generally have at least two wordlines in each row of the array, and at least two wordlines in each column of the 60

FIGS. **4-6** show that vertical bitline pillars **160-182** extend upwardly from the global bitlines. The bitline pillars extend through the wordline array, and are between adjacent columns of such wordline array. The wordlines, bitlines and vertical bitline pillars comprise electrically conductive material, such as, for example, one or more of various

4

metals, metal-containing compositions, and conductively-doped semiconductor materials.

Memory cell material **45** (only some of which is labeled) is provided between the wordlines and vertical bitline pillars; and access devices **46** (only some of which are labeled) are provided between the wordlines and the vertical bitline pillars. The memory cell material and access device provided between a wordline and a vertical bitline pillar together form a memory cell **47** (only some of which are labeled). The memory cell material **45** and access devices **46** of the example embodiment of FIGS. **4-6** may be the same as the memory cell material **45** and access devices **46** of the prior art described above in the "Background" section.

Although the memory cell material is shown to be a single homogeneous composition, it may comprise multiple discrete compositions in some applications. Also, although the access devices are shown to comprise single, homogeneous compositions, the access devices may comprise numerous discrete compositions; and often do comprise two or more different materials. Further, although only a single access device is shown in each memory cell, there may be multiple access devices in the individual memory cells. Also, although the memory cell material is shown adjacent the vertical bitline pillar, and the access device is shown adjacent the wordline, the relative orientations of the memory cell material and the access device may be reversed.

The cross-sectional view of FIG. **6** shows that some of the global bitlines **110-118** are formed at a different elevational level than others of the global bitlines. Specifically, the global bitlines include a first series containing bitlines **110**, **112**, **114**, **116** and **118** that is formed at one elevational level, and a second series containing bitlines **111**, **113**, **115** and **117** that is formed at a different elevational level. The global bitlines of the first series alternate with those of the second series, as shown in FIG. **6**.

In operation, each individual memory cell may be uniquely addressed by a combination of a global bitline and a wordline. For instance, a voltage differential between global bitline 116 and wordline 121 may be utilized to access the memory cell located at the intersection where wordline 121 crosses vertical bitline pillar 175. Such access may be utilized for writing to the memory cell by placing the memory cell in a specific data storage state, and for reading from the memory cell by ascertaining which data storage state the memory cell is in.

The wordlines within the two-dimensional wordline array of FIG. 5 may be considered to be arranged in a plurality of elevational planes 150-152, and accordingly the top view of FIG. 4 may be considered to be showing the uppermost elevational plane 152 of the wordline array. The memory array may be considered to also comprise the elevational planes 150-152, and each memory unit of the memory array may be considered to have an area along the elevational plane containing such memory unit. The area may be stated in terms of the minimum feature size, F, utilized to form the memory array. Such minimum feature size will be the widths of the bitlines, the widths of the wordlines, the widths of the vertical bitline pillars, and the widths of the spaces between the bitlines and wordlines if the memory array is fabricated to its absolute minimum dimensions.

The utilization of multiple elevational levels for the global bitlines enables the memory units of the example embodiment memory array of FIGS. **4-6** to be more tightly packed than were the memory units of the prior art memory array described in FIGS. **1-3**.

The top view of FIG. 4 shows a rectangular perimeter around one of the memory units of the example embodiment

00 10,2 11,100 2

memory array. Such perimeter has two sides that are of dimension 2F, and two sides that are of dimension F. Accordingly the memory unit has an area along elevational plane 152 of about $2F^2$. The area is referred to as being "about $2F^2$," rather than as being absolutely $2F^2$ because the 5 illustrated perimeter assumes that the memory cell material 45 and access device 46 are of negligible size. Since the memory cell material 45 and access device 46 have some physical dimension, the planar area of the memory unit cell will approach $2F^2$, but will not be $2F^2$ in an absolute 10 mathematical sense. Alternatively, the planar area of each memory cell unit may be considered to be $2F^2$ if the memory cell material and access device are ignored; or in other words may be considered to be $2F^2$ relative to the wordlines, bitlines and spaces consumed by each memory cell unit. 15

5

FIG. 7 is a three-dimensional view of an example embodiment memory array analogous to that of FIGS. **4-6**, which may assist the reader in visualizing such memory array. Identical number is utilized to label the components of FIG. 7 as was used to label the components of FIGS. **4-6**. The 20 locations of the wordlines **120-125** are indicated with arrows, but the wordlines are not shown in order to simplify the drawing.

The embodiment of FIG. 7 differs from that of FIGS. 4-6 in that the memory cell material 45 is contiguous around the 25 vertical bitline pillars of FIG. 7, and is not contiguous around such vertical pillars in the embodiment of FIGS. 4-6. Accordingly, FIG. 7 shows a slightly different embodiment than FIGS. 4-6. The embodiment of FIG. 7 also shows the access devices 46 comprising material that is contiguous 30 around the vertical bitline pillars. In yet other embodiments, the memory cell material may be contiguous around the vertical pillars, but the material of the access devices may be discontinuous around such pillars.

The embodiments of FIGS. 4-7 have access devices 46 35 adjacent memory cell material 45 in the individual memory cells 47 of the memory array. Thus, each memory cell unit comprises memory cell material and an access device. In other embodiments the access devices may be removed from the individual memory cell units to further reduce the size of 40 the memory cell units. Specifically, the access devices may be placed in locations between the vertical pillars and the global bitlines, rather than being placed in the individual memory cell units. Accordingly, while the cross-section of FIG. 5 shows an embodiment in which the vertical bitline 45 pillars 170-172 are ohmically connected to the global bitline 114, in other embodiments such vertical bitline pillars may be connected to the global bitline through access devices that respond non-linearly to increasing voltage (such as, for example, ovonic threshold switches). FIG. 8 shows a cross- 50 sectional view analogous to that of FIG. 5, but shows an embodiment in which a memory array 100a has access devices 46 placed directly between the global bitline 114 and the vertical bitline pillars 170-172.

The embodiment of FIG. **8** advantageously reduces the 55 size of the memory cells **47** by removing the access devices from such memory cells. In the embodiment of FIG. **8** the only material between the wordlines (for instance, **120-125**) and the vertical bitline pillars (for instance, **170-172**) is the memory cell material **45**.

FIGS. 4-7 show embodiments in which all of the global bitlines are on the same side of the two-dimensional word-line array (specifically, the two dimensional array comprising the wordlines 120-125, 120a-125a and 120b-125b shown in FIG. 5). In other embodiments, some of the global 65 bitlines may be on an opposite side of the wordline array relative to others of the global bitlines. FIG. 9 shows a

6

three-dimensional view of a memory array 200 in which the some of the global bitlines are one side of a two-dimensional wordline array, and others of the global bitlines are on an opposing side of the wordline array. Identical numbering will be used to describe FIG. 9 as is utilized above for describing FIGS. 4-7. The wordlines 120-125, 120a-125a and 120b-125b are not all shown in FIG. 9 in order to simplify the drawing. Instead, only wordlines 121, 121a and 121b are shown, and the locations of wordlines 120, 122, 123, 124 and 125 are indicated with arrows.

The embodiment of FIG. 9 may be considered to have some of the global bitlines 110-118 formed at a different elevational level than others of the global bitlines. Specifically, the global bitlines include a first series containing bitlines 112, 114 and 116 that is formed at one elevational level (and specifically, below the wordlines in the shown embodiment), and a second series containing bitlines 111, 113, 115 and 117 that is formed at a different elevational level (and specifically, above the wordlines in the shown embodiment). The global bitlines of the first series alternate with those of the second series, as shown in FIG. 9.

In the embodiment of FIG. 9 the global bitlines of the first series are horizontally offset from the global bitlines of the second series, so that the global bitlines of the first series are not directly over the global bitlines of the second series. In other embodiments, the global bitlines of the first series may be directly over the global bitlines of the second series, as shown in FIG. 10 with reference to a memory array 300. The wordlines are not shown in FIG. 10 in order to simplify the drawing. However, locations of wordlines 120-125 are indicated with arrows.

The embodiments of FIGS. 9 and 10 may, like the embodiment of FIGS. 4-6, form an array in which the planar area of individual memory cell units is $2F^2$ relative to the wordlines, bitlines and spaces consumed by the individual memory cell units.

The access devices may be in the memory cells of the embodiments of FIGS. 9 and 10 as shown, or may be between the vertical bitline pillars and the global bitlines in other embodiments analogous to the embodiment of FIG. 8.

The combination of a global bitline and the vertical pillars attached thereto may be considered to form a structure analogous to a comb. In the embodiment of FIGS. 4-7, such combs may be considered to be within two series that are elevationally offset relative to one another; with one series comprising global bitlines 110, 112, 114, 116 and 118, and the other series comprising global bitlines 111, 113, 115 and 117. The combs of both series are parallel to one another and all have the vertical pillars extending in the same direction. In contrast, in the embodiments of FIGS. 9 and 10, one series of combs has the vertical pillars extending upwardly, while the other series of combs has the vertical pillars extending downwardly. For instance, the embodiment of FIG. 10 has global bitlines 111, 113, 115, and 117 within a first series of combs; and has global bitlines 112, 114, 116 and 118 within a second series of combs. The first series is exemplified by global bitline 118 and the vertical pillars 180, 181 and 182 attached thereto; while the second series is exemplified by the combination of global bitline 117 and the vertical pillars 178 and 179 attached thereto. The first series of combs has vertical pillars extending upwardly, and the second series has vertical pillars extending downwardly.

The memory arrays described herein may be incorporated into integrated circuitry, and thus may be supported by a semiconductor substrate in some applications. The memory arrays may be formed by any suitable processing.

The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have 5 the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.

When an element as a layer, region or substrate is referred to as being "against" another element, it can be directly 10 against the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly against" another element, there are no intervening elements present. When an element is referred to as being "connected" or "coupled" to another element, it can be 15 directly connected or coupled to the other element, or intervening elements may be present. In contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, there are no intervening elements present.

The term "directly over" is used to indicate vertical alignment of structures, and is distinguished from the term "over" which merely indicates that one structure is above another. Accordingly, a first structure is over a second structure if the first structure is above the second structure 25 regardless of any lateral displacement that may exist between the first and second structures; and a first structure is "directly over" a second structure if the first structure is vertically aligned with the second structure.

If one or more substances are referred to as being "directly 30 between" a pair of structures, the term "directly between" is used to indicate that the one or more substances are sandwiched within a gap between the two structures.

The embodiments discussed above may be utilized in electronic systems, such as, ter example, computers, cars, 35 airplanes, clocks, cellular phones, etc.

In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the 40 specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.

I claim:

- 1. A memory array comprising:
- a wordline in a first elevational plane;
- a bitline in a second elevational plane different from the first elevation plane; and
- memory cell material extending from the bitline and adjacent the wordline through the first elevational plane.
- 2. The memory array of claim 1 wherein the memory cell material is directly connected to bitline.
- 3. The memory array of claim 1 wherein the memory cell material is directly connected to the wordline.

8

- **4**. The memory array of claim **1** further comprising an access device directly connected to the bitline.
- 5. The memory array of claim 1 further comprising an access device directly between the wordline and the memory cell material.
- **6**. The memory array of claim **1** further comprising an access device directly connected to the wordline and to the memory cell material.
- 7. The memory array of claim 1 wherein the bitline is a first bitline, and further comprising a second bitline directly over the first bitline.
- 8. The memory array of claim 1 further comprising an access device extending from the bitline and adjacent the wordline through the first elevational plane.
- 9. The memory array of claim 8 wherein the access device is directly connected to the bitline.
- 10. The memory array of claim 1 wherein the memory cell material comprises a cylindrical structure.
 - 11. A memory array comprising:
 - a wordline comprising a first side opposite a second side;
 a first bitline pillar extending adjacent the first side of the wordline;
 - a second bitline pillar extending adjacent the second side of the wordline; and
 - memory cell material between the first side of the wordline and the first bitline pillar.
- 12. The memory array of claim 11 wherein the memory cell material directly contacts the first bitline pillar.
- 13. The memory array of claim 11 wherein the memory cell material directly contacts the first side of the wordline.
- 14. The memory array of claim 11 wherein the first bitline pillar extends from a bitline and wherein the second bitline pillar extends from the bitline.
- 15. The memory array of claim 11 wherein the first bitline pillar extends from a first bitline and wherein the second bitline pillar extends from a second bitline.
- 16. The memory array of claim 15 wherein the first bitline is in a first elevational plane and the second bitline is in a second elevational plane different from the first elevational plane.
- 17. The memory array of claim 16 wherein the first elevational plane is between the second elevational plane and the memory cell material.
- **18**. The memory array of claim **16** wherein the first elevational plane is over the memory cell material and wherein the second elevational plane is under the memory cell material.
- 19. The memory array of claim 11 wherein the memory cell material comprises a first portion of memory cell material, and further comprising a second portion of memory cell material between the second side of the wordline and the second bitline pillar.
- 20. The memory array of claim 19 wherein the second portion of the memory cell material directly contacts the second side of the wordline.

* * * * *