

(19)
(12)

(KR)
(A)

(51) 。 Int. Cl. ⁷
G11C 5/14

(11)
(43)

2001 - 0103677
2001 11 23

(21) 10 - 2001 - 0025108
(22) 2001 05 09

(30) 2000 - 137482 2000 05 10 (JP)

(71) 가 가

2 5 5

(72) 가 2-51

(74)

:

(54)

가 V_{dd} 가 , 가

(1, 2) , 2 (2) 1 2 MOS (M1, M2) , 1 2
(S1, S3) 1 (S2) , 1 2 (1, 2) (3), 1 2 (1, 2)
(3) 1 2 , 2

, , , MOS

1				.
2				.
3				.
4				.
5				.
6				.
7				.
8		P	MOS	.
9		N	MOS	.
10				.
11				.
12				.
13		P	MOS	.
14		N	MOS	.

1, 2 :

3 :

M1 : MOS

M2 : MOS

S1 : 1

S2 : 2

S3 : 3

V_{dd}

가

(Dicson)

(charge - pump circuit)
(voltage fluctuation)
(Flash memories)

LSI

(pumping packet)
 V_{dd}
(program/erase)

V_{dd}

V_{dd}

(11 - 348475)

가

가

10 (0V) 12 $-0.5V_{dd}$
 $-0.5V_{dd}$

10 (0V)

(D1, D2)가
(D1, D2) , LSI

(D1)

MOS

(S1, S2, S3)

(D1, D2)

(1, 2)

(S1, S2, S3)

MOS

(S1, S2, S3)

MOS (D2)

(4) 가

(3)

(2)

CLK

(D1, D2)

(S1, S2, S3)

(3)

V_{dd} 5V
(Voltage Drop)가

0V

(3)

(CLK=High), S1= , S2= , S3=

(1, 2)

V_{L1} 0V, $V_A = V_B = 2.5V$, $V_C = 5V$ 가

V_{L1}

(D1)

(1)

()

V_A

(C1)

(S2)

V_B

(2)

(2)

V_C

(3)

(2)

(1, 2)가

가

(1, 2) 가

(1, 2)

$V_{dd} / 2$

(10)

CLK=High

S2= , S1=S3=

(1, 2)

V_{L1} 2.5V, $V_A = 5V$, $V_B = 2.5V$, $V_C = 5V$ 가 (11)

CLK

(CLK=Low)

(1, 2)

V_{L1}

- 2.5V, $V_A = 0V$, $V_B = - 2.5V$, $V_C =$

5V가 (12)

CLK (1, 2) (D2)
 -2.5V (= -1/2V_{dd}) (4)

(D1, D2) 가 MOS (V
 2.5V가 (D1)가 가 가
 MOS MOS

(1, 2)가 (D1) MOS
 (10), (1, 2)가
 MOS (11).

(V_{L1}) OV 2.5V -2.5V
 MOS 가 P , N , MOS
 가

13 (D1) P MOS
 , MOS (Back Gate Bias Effect)
 S B가

13 (a) (V_{L1}) 2.5V (V_{L1}) -2.5V 가 13 (b)
 가 가

14 (D1) N MOS
 , MOS D()
 B가

14 (a) (V_{L1}) 2.5V (V_{L1}) -2.5V 가 14 (b)
 가 가

V_{dd} 가 , 가 가

2 1 2 MOS 1 2 1 2 MOS
 OS 1 2 1 2 1 2 M
 1 2 ,

1 2 1 2 MOS () 1 2

가 , 가 , 1 2 MOS

1 6 -0.5V_{dd} (OV) , -0.5V_{dd}

P MOS (M1, M2)가 MOS (M1, M2)가 MOS (M1, M2)

(S1, S2, S3) MOS (M1, M2) () (1, 2)

(S1, S3: 2)가 (S2 : 1)가 , MOS (M1, M2)

(S2) (S1, S3) ,

(S1, S2, S3) MOS (S1, S2, S3)

MOS

(3) (2) CLK (3) V_d

d가 CMOS (D2) (4) 가

1 7 , 7

(3) V_{dd} = 5V (1, 2)

MOS (M1, M2) (S1, S2, S3) 0V

(1) 1

t1 (S1, S3) (S1, S2, S3) 가 (3)

CLK (CLK= Low) V_{L1} - 2.5V, V_A = 0V, V_B = - 2.5V, V_C = 0V

V_{L1} MOS (M1) (1) () , V_A (1) (S2)

, V_B (2) (2) , V_C (3) (2)

(1, 7).

(2) 2

(S1, S2, S3) t2 CLK

, V_C 5V , V_B 2.5V (V_{L1}) (

S1, S2, S3) (2, 7).

(3) 3

(3) (CLK=High) t3 S2 .
 (1, 2) .

(1, 2) $V_{dd}/2$, $V_{L1} = 0V, V_A = V_B = 2.5V, V_C = 5V$ 가 .
 lout MOS (M1) , (3) lout (3, 7).

(4) 4
 CLK=High t4 (S2)가 . (S1, S2, S3)
 가 . (4, 7).

(5) 5
 (S1, S2, S3) t5 CLK가 (CLK=Low).
 , $V_{L1} = 0V, V_A = 2.5V, V_B = -2.5V, V_C = 0V$ 가 (5, 7).

(6) 6
 CLK가 t6 S1, S3 . (1, 2)
 , $V_{L1} = -2.5V, V_A = 0V, V_B = -2.5V, V_C = 0V$ 가 (6, 7).

1 가, 1 6 .
 , (V_{L1}) 0V , 가 .

8 P MOS , 가 0V, -2.5V .

9 N MOS () , 가 0V, -2.5V .

, (S1, S2, S3) ((1, 2)가
) (3) CLK . , CLK
 , (S2) , (1, 2) . , CLK
 , (S1, S3) , (1, 2) .
 , MOS , MOS
 가

, MOS (M1, M2) , MOS (M1, M2)
 (Threshold Voltage) . , MO
 S (M1, M2) CLK , MOS (M1, M2)가
 2)가 (, 2V_{dd}) .

(1, 2)가 M1, M2, (1, 2)가 MOS (M1, M2), MOS (M1, M2) P MOS, N MOS, -0.5V_{dd} 가, -1.5V_{dd} 1, 2, -0.5V_{dd}, 2, (1, 2), -0.5V_{dd}, +0.5V_{dd} 가

(57)

1.

1 2 MOS 1 2 MOS MOS
 1 2 1 2 1 2 MOS MOS
 2 1 2

2.

1, 1 2 MOS 1 2, 1 2

3.

2,

1 2 , 2 1 , 1 2
2 MOS .

4.

3 , 1 2 MOS 가 P MOS
.

5.

3 , 1 2 MOS 가 N MOS
.

6.

1 2 MOS , MOS ,
1 2 1 2 MOS
2 , MOS
1 2 , MOS
1 2 ,

7.

6 ,
1 1 2 , 1
2 MOS .

8.

7 ,
2 2 1 , 1
2 MOS .

9.

MOS , MOS ,
1 2 , 1 2 MOS
1 2 1 , MOS
1 2 MOS 2

10.

1 2 ,

10.

9 ,

1 1 2 , MOS 1 2 , 1 2 .

11.

10 ,

1 2 2 , MOS 2 1 , 1 2 .

12.

1 2 MOS , 1 2 MOS , 2

1 2 , 1 2 1 2 MOS MOS

2 ,

1 2 ,

13.

12 ,

1 2 1 ,

1 2 ,

1 1 2 3 ,

1 4 ,

2 1 5 ,

2 1 2 6

,

1 6 .

14.

1 2 MOS , MOS ,

1 2 MOS MOS

1 2 ,

1 2 ,

15.

14 ,

1 2

1 ,

1 2 2 ,

1 3 ,


1 4 ,

2 1 5 ,

2 6


1 6

1




VL1	=	-2.5V
VA	=	0V
VB	=	-2.5V
VC	=	0V

6




7




8

(a)




(b)




9


(a)




(b)




10



11




12




VL1	=	-2.5V
VA	=	0V
VB	=	-2.5V
VC	=	0V

13

(a)




(b)



14

(a)



(b)

