(19)

(12)





(11) **EP 4 429 111 A1**


EUROPEAN PATENT APPLICATION

- (43) Date of publication: 11.09.2024 Bulletin 2024/37
- (21) Application number: 24161675.4
- (22) Date of filing: 06.03.2024
- (84) Designated Contracting States:
 AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR Designated Extension States:
 BA Designated Validation States:
 GE KH MA MD TN
- (30) Priority: 08.03.2023 TW 112108596

(54) RADIO FREQUENCY SWITCH CIRCUIT

(57) A radio frequency switch circuit (100) includes a series circuit (110_1 to 110_4, 210, 310, 410). The series circuit (110_1 to 110_4, 210, 310, 410) includes a first series connection group (211, 311, 411) and a second series connection group (212, 312, 412). The first series connection group (211, 311, 411) includes first transistors (T1_1 to T4_1). The second series connection group (212, 312, 412) includes second transistors (T1_2 to T4_2). When an electrostatic discharge event occurs, a voltage at control terminals of the first transistors (T1_1 to T4_1) are different from a voltage at control terminals of the second transistors (T1_2 to T4_2). In a normal operation state, switch states of the first series connection group (211, 311, 411) and the second series connection group (212, 312, 412) are the same as each other.

- (51) International Patent Classification (IPC): H03K 17/10^(2006.01) H03K 17/081^(2006.01)
- (52) Cooperative Patent Classification (CPC): H03K 17/102; H03K 17/08104; H03K 17/693
- (71) Applicant: RichWave Technology Corp. Taipei 11493 (TW)
- (72) Inventor: PAI, Ching-Yao 11493 Taipei (TW)
- (74) Representative: Becker, Eberhard Becker Kurig & Partner Patentanwälte mbB Bavariastraße 7 80336 München (DE)





10

Description

BACKGROUND

Technical Field

[0001] The disclosure relates to a switch circuit. Particularly, the disclosure relates to a radio frequency switch circuit.

Description of Related Art

[0002] FIG. 1 is a schematic diagram of a series circuit currently used in a radio frequency switch circuit. A series circuit 10 is disposed between a first end and a second end of a transmission path P. The series circuit 10 includes transistors T1 to T8. The transistors T1 to T8 are coupled in series to each other. Control terminals (i.e., gates) of the transistors T1 to T8 are commonly receive the same control signal. As a result, the series circuit 10 may turn off or turn on the transmission path P according to the control signal.

[0003] However, when an electrostatic discharge (ESD) event occurs at one end of the series circuit 10, an ESD voltage VESD or an ESD current with an ESD energy is generated. Taking the ESD voltage VESD with an ESD energy as an example, the ESD voltage VESD may be coupled to the control terminals of the transistors T1 to T8 through the parasitic capacitance of the transistor T1. It should be noted that the control terminals of the transistors T1 to T8 are commonly coupled through an impedance and receive the same ESD voltage VESD. As a result, the sources of the transistors T1 to T8 have different voltages based on voltage division of the transistors T1 to T8. The switching voltages of the transistors T1 to T8 are all different. In other words, the voltage differences (VGS) between the gates and the sources of the transistors T1 to T8 are all different.

[0004] For example, when the ESD voltage VESD has a peak voltage equal to 100 volts (V), the voltage at the first terminal of the transistor T1 is equal to 100 V, the voltage at the second terminal of the transistor T1 is equal to 87.5 V, and the voltage at the control terminal of the transistor T1 is equal to 100 V. As a result, the switching voltage of the transistor T1 is equal to 12.5 V. The voltage at the second terminal of the transistor T2 is equal to 75 V. The switching voltage of the transistor T2 is equal to 25 V. The voltage at the second terminal of the transistor T3 is equal to 62.5 V. The switching voltage of the transistor T3 is equal to 37.5 V. Similarly, the switching voltage of the transistor T8 is equal to 100 V.

[0005] Based on the foregoing, as the number of transistors T1 to T8 increases, the difference between the switching voltage of the transistor T1 (which is closest to the place where the ESD occurs) and the switching voltage of the transistor T8 (which is farthest from the place where the ESD occurs) increases. The transistors T1 to T8 cannot respond to the voltage transient changes of ESD, resulting in different switching operations. As a result, the capability of dissipating ESD is adversely affected.

SUMMARY

[0006] The disclosure provides a radio frequency switch circuit, which can improve the capability of dissipating electrostatic discharge (ESD).

[0007] According to an embodiment of the disclosure, a radio frequency switch circuit includes a series circuit. The series circuit includes a first series connection group and a second series connection group. The first series

 connection group includes a plurality of first transistors. The second series connection group includes a plurality of second transistors. Control terminals of the plurality of first transistors are all coupled to a first control node. Control terminals of the plurality of second transistors are all
 coupled to a second control node. When an electrostatic

discharge event occurs, a voltage at the first control node is different from a voltage at the second control node. In a normal operation state, a switch state of the first series connection group and a switch state of the second series ²⁵ connection group are the same as each other.

[0008] According to an embodiment of the disclosure, a radio frequency switch circuit includes a radio frequency input terminal, a radio frequency output terminal, and a series circuit. The radio frequency output terminal has

³⁰ a first transmission path with the radio frequency input terminal. A first terminal of the series circuit is coupled to the first transmission path. A second terminal of the series circuit is coupled to a reference voltage end. The series circuit includes a first series connection group and

a second series connection group. The first series connection group includes a plurality of first transistors. The second series connection group includes a plurality of second transistors. A terminal of the second series connection group is coupled to the reference voltage end. In
 a normal operation state, a switch state of the first series

connection group and a switch state of the second series connection group are the same as each other.

[0009] According to an embodiment of the disclosure, a radio frequency switch circuit includes a series circuit.

⁴⁵ The series circuit includes a first series connection group and a second series connection group. The first series connection group includes a plurality of first transistors. The second series connection group includes a plurality of second transistors. Control terminals of the plurality of

50 first transistors are all coupled to a first control node. Control terminals of the plurality of second transistors are all coupled to a second control node. When an electrostatic discharge event occurs, a voltage at the first control node is different from a voltage at the second control node.

⁵⁵ **[0010]** Based on the foregoing, the series circuit includes the first series connection group and the second series connection group. The control terminals of the plurality of first transistors of the first series connection group

25

30

are all coupled to the first control node. The control terminals of the plurality of second transistors of the second series connection group are all coupled to the second control node. When an ESD event occurs, the voltage at the first control node is different from the voltage at the second control node. When an ESD event occurs, the switching voltages (the voltage differences between the gates and the sources) of the plurality of first transistors and the plurality of second transistors are relatively close. In this way, the radio frequency switch circuit can improve the capability of dissipating ESD.

[0011] To make the aforementioned more comprehensible, several embodiments accompanied with drawings are described in detail as follows.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the disclosure and, together with the description, serve to explain the principles of the disclosure.

FIG. 1 is a schematic diagram of a series circuit currently used in a radio frequency switch circuit.

FIG. 2 is a schematic diagram of a radio frequency switch circuit according to an embodiment of the disclosure.

FIG. 3 is a schematic diagram of a series circuit according to an embodiment of the disclosure.

FIG. 4 is a schematic diagram of a series circuit according to an embodiment of the disclosure.

FIG. 5 is a schematic diagram of a series circuit according to an embodiment of the disclosure.

DESCRIPTION OF THE EMBODIMENTS

[0013] Part of embodiments of the disclosure accompanied with the drawings will be described in detail. The same reference numerals when used in the following description and in different drawings will be regarded as referring to the same or similar elements. These embodiments are only part of the disclosure, and do not disclose all the possible implementations of the disclosure. More precisely, these embodiments are just examples of the scope of the disclosure's patent application.

[0014] With reference to FIG. 2, FIG. 2 is a schematic diagram of a radio frequency switch circuit according to an embodiment of the disclosure. In this embodiment, a radio frequency switch circuit 100 includes transmitting terminals TP1, TP2, and TP3 and series circuits 110_1, 110_2, 110_3, and 110_4. The transmitting terminal TP1 is coupled to a common node PC1. The transmitting ter-

minal TP2 is coupled to a common node PC2. The transmitting terminal TP3 is coupled to a common node PC3. The series circuit 110_1 is coupled between the common node PC2 and a reference voltage end. The reference voltage end may be grounded or receive a low reference voltage. The voltage at the reference voltage end is equal to 0 V, for example. The series circuit 110_2 is coupled between the common node PC1 and the common node PC2. The series circuit 110_3 is coupled between the

common node PC1 and the common node PC3. The series circuit 110_4 is coupled between the common node PC3 and a reference voltage end. In this embodiment, the transmitting terminals TP1, TP2, and TP3 are configured to receive or send a radio frequency signal. The

¹⁵ transmitting terminals TP1, TP2, and TP3 may each be a pad or a pin. For example, the transmitting terminal TP1 may serve as a radio frequency input terminal. One of the transmitting terminals TP2 and TP3 may serve as a radio frequency output terminal. There is a transmission

²⁰ path P1 between the transmitting terminals TP1 and TP2. There is a transmission path P2 between the transmitting terminals TP1 and TP3.

[0015] In this embodiment, in a normal operation state, the radio frequency switch circuit 100 may cause the series circuits 110_1 and 110_3 to be in a turned-off state

and turn on the series circuits 110_2 and 110_4. As a result, the transmitting terminal TP2 forms the transmission path P1 with the transmitting terminal TP1 through the common nodes PC2 and PC1. Alternatively, the radio frequency switch circuit 100 may cause the series circuits

110_2 and 110_4 to be in a turned-off state and turn on the series circuits 110_1 and 110_3. As a result, the transmitting terminal TP3 forms the transmission path P2 with the transmitting terminal TP1 through the common nodes PC3 and PC1.

[0016] In this embodiment, the radio frequency switch circuit 100 may utilize a control signal to cause the series circuits 110_1, 110_2, 110_3, and 110_4 to be in one of a turned-off state and a turned-on state.

40 [0017] In some embodiments, the radio frequency switch circuit 100 includes the transmitting terminals TP1 and TP2 and the series circuits 110_1 and 110_2. The implementation aspects of the radio frequency switch circuit of the disclosure are not limited to this embodiment.

⁴⁵ [0018] With reference to FIG. 3, FIG. 3 is a schematic diagram of a series circuit according to an embodiment of the disclosure. In this embodiment, a series circuit 210 is taken to implement one of the series circuits 110_1 to 110_4 as shown in FIG. 2, for example. Taking this embodiment as an example, the first terminal of the series circuit 210 is coupled to a common node PC2. The second terminal of the series circuit 210 is coupled to a reference voltage end. In some embodiments, the first terminal of the series circuit 210 is coupled to the common node PC2, and the second terminal of the series circuit 210 is coupled to the common node PC2.

210 is coupled to a common node PC1, as shown in FIG. 2.

[0019] In this embodiment, the series circuit 210 in-

cludes series connection groups 211 and 212. The series connection groups 211 and 212 are coupled in series to each other. The series connection group 211 includes transistors T1 1 to T4 1. The transistors T1 1 to T4 1 are coupled in series to each other. For example, the first terminal of the transistor T1_1 is coupled to the common node PC2, the first terminal of the transistor T2_1 is coupled to the second terminal of the transistor T1_1, the first terminal of the transistor T3_1 is coupled to the second terminal of the transistor T2_1, and so on. The series connection group 212 includes transistors T1_2 to T4_2. The transistors T1 2 to T4 2 are coupled in series to each other. For example, the first terminal of the transistor T1 2 is coupled to the second terminal of the transistor T1_4, the first terminal of the transistor T2_2 is coupled to the second terminal of the transistor T1_2, and so on. In this embodiment, control terminals of the transistors T1_1 to T4_1 are all coupled to a control node NDC1. Control terminals of the transistors T1_2 to T4_2 are all coupled to a control node NDC2.

[0020] In this embodiment, the transistors T1_1 to T4_1 and T1_2 to T4_2 are implemented by N-type transistors. The transistors T1_1 to T4_1 and T1_2 to T4_2 are N-type MOSFETs, for example. The transistors T1_1 to T4_1 and T1_2 to T4_2 have the same design size (for example, the same channel width to length ratio). As a result, the series connection groups 211 and 212 have the same design size, but the disclosure is not limited thereto. In some embodiments, the transistors T1_1 to T4_1 and T1_2 to T4_2 may have similar but different design sizes, as long as the design size of the transistors T1_1 to T4_1 and T1_2 to T4_2 meet the standard size or design tolerance. In addition, in some embodiments, the transistors T1_1 to T4_1 and T1_2 to T4_2 are implemented by P-type transistors. The transistors T1_1 to T4_1 and T1_2 to T4_2 are P-type MOSFETs, for example.

[0021] In a normal operation state, a switch state of the series connection group 211 and a switch state of the series connection group 212 are same as each other. In this embodiment, when the series circuit 210 is in a turned-on state, the series connection groups 211 and 212 are both turned on. As a result, the transistors T1_1 to T4_1 and T1_2 to T4_2 are all turned on. When the series circuit 210 is in a turned-off state, the transistors T1_1 to T4_1 and T1_2 to T4_2 are all turned off.

[0022] In this embodiment, in a normal operation state, the switch state of the series connection group 211 and the switch state of the series connection group 212 may be controlled by a control circuit 220. The control circuit 220 is coupled to the control node NDC1 and the control node NDC2. The control circuit 220 provides a control signal SC1 to the control node NDC1, and provides a control signal SC2 to the control node NDC2. For example, the control circuit 220 includes control signal generators 221 and 222. The control signal generator 221 is coupled to the control node NDC1. The control signal generator 222 is coupled to the control node NDC1. The control signal generator 222 is coupled to the control node NDC2. The

control signal generator 221 generates the control signal SC1, and provides the control signal SC1 to the control node NDC1. The control signal generator 222 generates the control signal SC2, and provides the control signal SC2 to the control node NDC2. In this embodiment, the voltage of the control signal SC1 and the voltage of the control signal SC2 are both higher than the thresholds of the transistors T1_1 to T4_1 and T1_2 to T4_2. In this

embodiment, to improve the capability of dissipating
ESD, the control signal generators 221, 222 each include
a respective switch driver, such as an inverter. The outputs of the switch drivers of the control signal generators
221, 222 are coupled to control nodes NDC1, NDC2, respectively. In a normal operation state, the control cir-

¹⁵ cuit 220 is in a non-floating state, and the voltage levels of the inputs of the switch drivers of the control signal generators 221, 222 are defined to generate control signals SC1, SC2, respectively, so that the switch state of the series connection group 211 and the switch state of the series connection group 212 are controlled by the control circuit 220; when an ESD event occurs, the control circuit 220 is in a floating state, and the voltage levels of the inputs of the switch drivers of the signal generators

221, 222 are floating.
[0023] In this embodiment, the control circuit 220 may be disposed in the radio frequency switch circuit 100 as shown in FIG. 2. In some embodiments, the control circuit 220 may be an external control circuit connected to the radio frequency switch circuit 100. For example, the external control circuit may be a bias circuit.

[0024] In this embodiment, when an ESD event occurs, the voltage at the control node NDC1 is different from the voltage at the control node NDC2. For example, an ESD event is used to test ESD withstand ability of the radio frequency switch circuit 100. When an ESD event occurs, the control circuit 220 is in a floating state. As a result, the control signals SC1 and SC2 are also in a floating state. At this time, ESD enters the common node PC2 from a transmitting terminal TP2. An ESD voltage

40 VESD is transmitted to the control terminal of the transistor T1_1 through the parasitic capacitive coupling of the transistor T1_1. In addition, the ESD voltage VESD is also transmitted to the control terminals of the transistors T2_1 to T4_1 through the control node NDC1. As a 45 result, the voltage at the control node NDC1 and voltages VG1 to VG4 at the control terminals of the transistors T1_1 to T4_1 are substantially equal to the ESD voltage VESD. In this embodiment, a voltage VS4 at the second terminal of the transistor T4_1 is transmitted to the control 50 terminal of the transistor T1_2 through the parasitic capacitive coupling of the transistor T1 2. As a result, the voltage at the control node NDC2 and voltages VG5 to VG8 at the control terminals of the transistors T1 2 to T4_2 are substantially equal to the voltage VS4.

⁵⁵ **[0025]** Taking this embodiment as an example, based on the voltage division operation of the transistors T1_1 to T4_1 and T1_2 to T4_2 on the ESD voltage VESD, the voltage VS4 is substantially equal to the intermediate

20

voltage of ESD. The intermediate voltage of ESD is equal to a half of the ESD voltage VESD. The intermediate voltage of ESD is transmitted to the control terminal of the transistor T1_2 through the parasitic capacitive coupling of the transistor T1_2. As a result, the voltage at the control node NDC2 and the voltages VG5 to VG8 at the control terminals of the transistors T1_2 to T4_2 are substantially equal to the intermediate voltage of ESD. As can be known, when an ESD event occurs, the voltage at the control node NDC1 is different from the voltage at the control node NDC2.

[0026] Taking providing the ESD voltage VESD with an ESD energy as an example, the ESD voltage VESD is equal to 100 V. The voltages VG1 to VG4 at the control terminals of the transistors T1_1 to T4_1 are equal to 100 V. The voltage at the first terminal of the transistor T1_1 is equal to 100 V. A voltage VS1 at the second terminal of the transistor T1_1 is equal to 87.5 V. As a result, the switching voltage of the transistor T1_1 (i.e., VGS1 = VG1 - VS1) is equal to 12.5 V. A voltage VS2 at the second terminal of the transistor T2_1 is equal to 75 V. As a result, the switching voltage of the transistor T2_1 (i.e., VGS2 = VG2 - VS2) is equal to 25 V. A voltage VS3 at the second terminal of the transistor T3 1 is equal to 62.5 V. As a result, the switching voltage of the transistor T3_1 (i.e., VGS3 = VG3 - VS3) is equal to 37.5 V. The voltage VS4 at the second terminal of the transistor T4_1 is equal to 50 V. As a result, the switching voltage of the transistor T4_1 (i.e., VGS4 = VG4 - VS4) is equal to 50 V. [0027] The voltages VG5 to VG8 at the control terminals of the transistors T1_2 to T4_2 are equal to 50 V. A voltage VS5 at the second terminal of the transistor T1_2 is equal to 37.5 V. As a result, the switching voltage of the transistor T1_2 (i.e., VGS5 = VG5 - VS5) is equal to 12.5 V. A voltage VS6 at the second terminal of the transistor T2_2 is equal to 25 V. As a result, the switching voltage (i.e., VGS6 = VG6 - VS6) of the transistor T2_2 is equal to 25 V. A voltage VS7 at the second terminal of the transistor T3_2 is equal to 12.5 V. As a result, the switching voltage (i.e., VGS7 = VG7 - VS7) of the transistor T3_2 is equal to 37.5 V. A voltage VS8 at the second terminal of the transistor T4_2 is equal to 0 V. As a result, the switching voltage (i.e., VGS8 = VG8 - VS8) of the transistor T4_2 is equal to 50 V.

[0028] It should be noted that when an ESD event occurs, the switching voltages of the transistors T1_1 to T4_1 and T1_2 to T4_2 range from 12.5 V to 50 V. Compared with the series circuit 10 as in FIG. 1, the switching voltages of the transistors T1_1 to T4_1 and T1_2 to T4_2 in this embodiment are relatively uniform. The transistors T1_1 to T4_1 and T1_2 to T4_2 can perform the same switching operation in response to ESD. As a result, the series circuit 210 can improve the capability of dissipating ESD.

[0029] In this embodiment, the number of transistors $T1_1$ to $T4_1$ of the series connection group 211 is equal to the number of transistors $T1_2$ to $T4_2$ of the series connection group 212. In this embodiment, the number

of transistors T1_1 to T4_1 of the series connection group 211 and the number of transistors T1_2 to T4_2 of the series connection group 212 are each 4 as an example. Nonetheless, the disclosure is not limited thereto. In some embodiments, the number of transistors in the series connection group 211 may be close to or equal to the number of transistors in the series connection group 212. A number difference between the number of transistors in the series connection group 211 and the

number of transistors in the series connection group 212 is less than 20% of the number of transistors in the series connection group 211. For example, if the number of transistors in the series connection group 211 is equal to "5", the number of transistors in the series connection group 15
 212 is equal to "4", "5", or "6".

[0030] To ensure a relatively concentrated range of the switching voltage ranges of the transistors in the series connection group 211 and the transistors in the series connection group 212 when an ESD event occurs, the number of transistors in the series connection group 211 and the number of transistors in the series connection group 212 are both less than "8".

[0031] In this embodiment, the series circuit 210 further includes choke impedance elements RG1 1 to RG4 1 25 and RG1_2 to RG4_2. The choke impedance elements RG1_1 to RG4_1 are each coupled between the control terminal of a corresponding one of the transistors T1_1 to T4 1 and the control node NDC1. For example, the choke impedance element RG1_1 is coupled between the transistor T1_1 and the control node NDC1, the choke 30 impedance element RG2_1 is coupled between the transistor T2_1 and the control node NDC1, and so on. The choke impedance elements RG1 2 to RG4 2 are each coupled between the control terminal of a corresponding one of the transistors T1_2 to T4_2 and the control node 35 NDC2. For example, the choke impedance element RG1_2 is coupled between the transistor T1_2 and the control node NDC2, the choke impedance element RG2_2 is coupled between the transistor T2_2 and the 40 control node NDC2, and so on.

[0032] In this embodiment, the choke impedance elements RG1_1 to RG4_1 and RG1_2 to RG4_2 may each be a resistor. In some embodiments, the choke impedance elements RG1_1 to RG4_1 and RG1_2 to RG4_2 may each be an inductor or a capacitor.

[0033] For ease of description, two series connection groups 211 and 212 are taken as an example for the series circuit 210. Nonetheless, the disclosure is not limited to the number of series connection groups of this
⁵⁰ embodiment. The number of series connection groups of the series circuit 210 of the disclosure may be a plural number.

[0034] With reference to FIG. 4, FIG. 4 is a schematic diagram of a series circuit according to an embodiment of the disclosure. In this embodiment, a series circuit 310 is taken to implement one of the series circuits 110_1 to 110_4 as shown in FIG. 2, for example. Taking this embodiment as an example, the first terminal of the series

55

circuit 310 is coupled to a common node PC2. The second terminal of the series circuit 310 is coupled to a reference voltage end.

[0035] In this embodiment, the series circuit 310 includes series connection groups 311 to 314. The series connection groups 311 to 314 are coupled in series to each other. The series connection group 311 includes transistors T1_1 and T2_1. The transistors T1_1 and T2_1 are coupled in series to each other. Control terminals of the transistors T1_1 and T2_1 are both coupled to a control node NDC1. The series connection group 312 includes transistors T1 2 and T2 2. The transistors T1 2 and T2 2 are coupled in series to each other. Control terminals of the transistors T1_2 and T2_2 are both coupled to a control node NDC2. The series connection group 313 includes transistors T1_3 and T2_3. The transistors T1_3 and T2_3 are coupled in series to each other. Control terminals of the transistors T1 3 and T2 3 are both coupled to a control node NDC3. The series connection group 314 includes transistors T1_4 and T2_4. The transistors T1_4 and T2_4 are coupled in series to each other. Control terminals of the transistors T1_4 and T2_4 are both coupled to a control node NDC4. [0036] In this embodiment, the transistors T1 1, T2 1, T1_2, T2_2, T1_3, T2_3, T1_4, and T2_4 are implemented by N-type transistors. The transistors T1_1, T2_1, T1_2, T2_2, T1_3, T2_3, T1_4, and T2_4 are N-type MOSFETs, for example. The transistors T1_1, T2_1, T1_2, T2_2, T1_3, T2_3, T1_4, and T2_4 have the same design size (for example, the same channel width to length ratio). As a result, the series connection groups 311 to 314 have the same design size.

[0037] In a normal operation state, switch states of the series connection groups 311 to 314 are same as each other. In this embodiment, when the series circuit 310 is in a turned-on state, the series connection groups 311 to 314 are all turned on. When the series circuit 310 is in a turned-off state, all the series connection groups 311 to 314 are turned off.

[0038] In this embodiment, when an ESD event occurs, the voltages at the control nodes NDC1 to NDC4 are different from each other. For example, when an ESD event occurs, an ESD voltage VESD is transmitted to the control terminal of the transistor T1_1 through capacitive coupling. In addition, the ESD voltage VESD is also transmitted to the control terminal of the transistor T2_1 through the control node NDC1. As a result, the voltage at the control node NDC1 and voltages VG1 and VG2 at the control terminals of the transistors T1_1 and T2_1 are substantially equal to the ESD voltage VESD. Based on the voltage division operation of the transistors T1 1 to T4_1 and T1_2 to T4_2 on the ESD voltage VESD, the voltage at the control node NDC2 and voltages VG3 and VG4 at the control terminals of the transistors T1_2 and T2_2 are substantially equal to 75% of the ESD voltage VESD. The voltage at the control node NDC3 and voltages VG5 and VG6 at the control terminals of the transistors T1_3 and T2_3 are substantially equal to 50%

of the ESD voltage VESD. In addition, the voltage at the control node NDC4 and voltages VG7 and VG8 at the control terminals of the transistors T1_4 and T2_4 are substantially equal to 25% of the ESD voltage VESD.

- ⁵ [0039] For example, the ESD voltage VESD is equal to 100 V. The voltages VG1 and VG2 at the control terminals of the transistors T1_1 and T2_1 are equal to 100 V. A voltage VS1 at the second terminal of the transistor T1_1 is equal to 87.5 V. As a result, the switching voltage
- ¹⁰ of the transistor T1_1 (i.e., VGS1 = VG1 VS1) is equal to 12.5 V. A voltage VS2 at the second terminal of the transistor T2_1 is equal to 75 V. As a result, the switching voltage of the transistor T2_1 (i.e., VGS2 = VG2 - VS2) is equal to 25 V.

¹⁵ [0040] The voltages VG3 and VG4 at the control terminals of the transistors T1_2 and T2_2 are equal to 75 V. A voltage VS3 at the second terminal of the transistor T1_2 is equal to 62.5 V. As a result, the switching voltage of the transistor T1_2 (i.e., VGS3 = VG3 - VS3) is equal

to 12.5 V. A voltage VS4 at the second terminal of the transistor T2_2 is equal to 50 V. As a result, the switching voltage (i.e., VGS4 = VG4 - VS4) of the transistor T2_2 is equal to 25 V.

[0041] The voltages VG5 and VG6 at the control terminals of the transistors T1_3 and T2_3 are equal to 50 V. A voltage VS5 at the second terminal of the transistor T1_3 is equal to 37.5 V. As a result, the switching voltage of the transistor T1_3 (i.e., VGS5 = VG5 - VS5) is equal to 12.5 V. A voltage VS6 at the second terminal of the transistor T2_3 is equal to 25 V. As a result, the switching voltage (i.e., VGS6 = VG6 - VS6) of the transistor T2_3 is equal to 25 V.

[0042] The voltages VG7 and VG8 at the control terminals of the transistors T1_4 and T2_4 are equal to 25
³⁵ V. A voltage VS7 at the second terminal of the transistor T1_4 is equal to 12.5 V. As a result, the switching voltage (i.e., VGS7 = VG7 - VS7) of the transistor T1_4 is equal to 12.5 V. A voltage VS8 at the second terminal of the transistor T2_4 is equal to 0 V. As a result, the switching voltage (i.e., VGS8 = VG8 - VS8) of the transistor T2_4

is equal to 25 V.
[0043] It should be noted that when an ESD event occurs, the switching voltages of the transistors T1_1,

T2_1, T1_2, T2_2, T1_3, T2_3, T1_4, and T2_4 range 45 from 12.5 V to 25 V. Compared with the series circuit 10 as in FIG. 1, the plurality of switching voltages in this embodiment are relatively uniform. The transistors T1_1, T2_1, T1_2, T2_2, T1_3, T2_3, T1_4, and T2_4 can perform the same switching operation in response to the 50 voltage transient changes of ESD. As a result, the series circuit 310 can improve the capability of dissipating ESD. [0044] With reference to FIG. 5, FIG. 5 is a schematic diagram of a series circuit according to an embodiment of the disclosure. In this embodiment, a series circuit 410 55 is taken to implement one of the series circuits 110_1 to 110_4 as shown in FIG. 2, for example. In this embodiment, the series circuit 410 includes series connection groups 411 and 412, choke impedance elements RG1_1

to RG4_1 and RG1_2 to RG4_2, and matching resistors RM1 to RM8. The series connection groups 411 and 412 are coupled in series to each other. The series connection group 411 includes transistors T1 1 to T4 1. The transistors T1_1 to T4_1 are coupled in series to each other. The series connection group 412 includes transistors T1_2 to T4_2. The transistors T1_2 to T4_2 are coupled in series to each other. Control terminals of the transistors T1 1 to T4 1 are all coupled to a control node NDC1. Control terminals of the transistors T1_2 to T4_2 are all coupled to a control node NDC2.

[0045] In this embodiment, the matching resistors RM1 to RM4 are each coupled between the first terminal and the second terminal of a corresponding one of the transistors T1_1 to T4_1. For example, the matching resistor RM1 is coupled between the first terminal and the second terminal of the transistor T1_1, the matching resistor RM2 is coupled between the first terminal and the second terminal of the transistor T2_1, and so on. The matching resistors RM5 to RM8 are each coupled between the first terminal and the second terminal of a corresponding one of the transistors T1_2 to T4_2. For example, the matching resistor RM5 is coupled between the first terminal and the second terminal of the transistor T1 2, the matching resistor RM6 is coupled between the first terminal and the second terminal of the transistor T2_2, and so on. In other words, the matching resistors RM1 to RM8 are coupled in parallel to the corresponding ones of the transistors T1_1 to T4_1 and T1_2 to T4_2 in a one-toone correspondence.

[0046] In this embodiment, when an ESD event occurs, teachings on the operation mode of the series circuit 410 may be sufficiently obtained from the embodiment of FIG. 3, and is thus not repeatedly described here. The transistors T1_1 to T4_1 and T1_2 to T4_2 can perform the same switching operation in response to the voltage transient changes of ESD.

[0047] In this embodiment, the series resistance of the matching resistors RM1 to RM4 is substantially the same as the series resistance of the matching resistors RM1 to RM8. For example, the respective resistances of the matching resistors RM1 to RM8 may be designed to be substantially the same. The resistances of the matching resistors RM1 to RM8 are each 50 kiloohms (kS2), for example. In some embodiments, the error of the respective resistances of the matching resistors RM1 to RM8 may be regulated. For example, the error of the respective resistances of the matching resistors RM1 to RM8 is regulated to be less than 20% (e.g., 50 kS2 \pm 10%). [0048] When an ESD event occurs, an ESD voltage 50 VESD may be insufficient to turn on the transistors T1 1 to T4_1 and T1_2 to T4_2. As a result, in the case where the transistors T1_1 to T4_1 and T1_2 to T4_2 are not turned on, the matching resistors RM1 to RM8 may perform a voltage division operation on the ESD voltage 55 VESD. In addition, in the case where the ESD voltage VESD is insufficient, the matching resistors RM1 to RM8 can consume the electric power of ESD.

[0049] In a normal operation state, the transistors T1_1 to T4_1 and T1_2 to T4_2 are all turned off. As a result, the series circuit 410 utilizes the resistances of the matching resistors RM1 to RM8 to provide a matching imped-

5 ance. Comparatively, when the series connection groups 411 and 412 are turned on, the transistors T1_1 to T4_1 and T1_2 to T4_2 are all turned on. The matching resistors RM1 to RM8 are bypassed. As a result, the series circuit 410 has a low impedance.

10 [0050] In summary of the foregoing, the series circuit includes the first series connection group and the second series connection group. The control terminals of the plurality of first transistors of the first series connection group are all coupled to the first control node. The control ter-

15 minals of the plurality of second transistors of the second series connection group are all coupled to the second control node. When an ESD event occurs, the voltage at the first control node is different from the voltage at the second control node. When an ESD event occurs, the

20 first series connection group and the second series connection group commonly form a dissipating path for discharge, and the switching voltages of the plurality of first transistors and the plurality of second transistors are relatively close. The plurality of first transistors and the plu-

25 rality of second transistors can perform the same switching operation in response to ESD. In this way, the radio frequency switch circuit can improve the capability of dissipating ESD.

[0051] It will be apparent to those skilled in the art that 30 various modifications and variations can be made to the disclosed embodiments without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the disclosure covers modifications and variations provided that they fall within the scope of the 35 following claims and their equivalents.

Claims

40 **1.** A radio frequency switch circuit (100) comprising:

> a series circuit (110_1 to 110_4, 210, 310, 410) comprising:

a first series connection group (211, 311, 411) comprising a plurality of first transistors (T1_1 to T4_1); and a second series connection group (212, 312, 412) comprising a plurality of second transistors (T1_2 to T4_2),

wherein control terminals of the first transistors (T1_1 to T4_1) are all coupled to a first control node (NDC1),

wherein control terminals of the second transistors (T1_2 to T4_2) are all coupled to a second control node (NDC2),

wherein when an electrostatic discharge event

10

15

20

40

45

50

55

wherein in a normal operation state, a switch state of the first series connection group (211, 311, 411) and a switch state of the second series connection group (212, 312, 412) are the same as each other.

2. The radio frequency switch circuit (100) according to claim 1, further comprising:

a first transmitting terminal (TP1) coupled to a first common node (PC1); and a second transmitting terminal (TP2) coupled to a second common node (PC2), wherein the second transmitting terminal (TP2) forms a first transmission path (P1) with the first transmitting terminal (TP1) through the second common node (PC2) and the first common node (PC1), wherein a first terminal of the series circuit (110_1, 110_2) is coupled to the second common node (PC2).

- The radio frequency switch circuit (100) according ²⁵ to claim 2, wherein a second terminal of the series circuit (110_2) is coupled to the first common node (PC1) or a reference voltage end.
- 4. The radio frequency switch circuit (100) according ³⁰ to claim 1, wherein a number difference between the number of the first transistors (T1_1 to T4_1) and the number of the second transistors (T1_2 to T4_2) is less than 20% of the number of the first transistors (T1_1 to T4_1).
- The radio frequency switch circuit (100) according to claim 1, wherein the number of the first transistors (T1_1 to T4_1) is equal to the number of the second transistors (T1_2 to T4_2).
- The radio frequency switch circuit (100) according to claim 1, wherein the number of the first transistors (T1_1 to T4_1) and the number of the second transistors (T1_2 to T4_2) are both less than 8.
- 7. The radio frequency switch circuit (100) according to claim 1, wherein the series circuit further comprises:

a plurality of first matching resistors (RM1_1 to RM4_1) each coupled between a first terminal and a second terminal of a corresponding one of the first transistors (T1_1 to T4_1); and a plurality of second matching resistors (RM1_2 to RM4_2) each coupled between a first terminal and a second terminal of a corresponding one of the second transistors (T1_2 to T4_2).

- The radio frequency switch circuit (100) according to claim 7, wherein a series resistance of the first matching resistors (RM1_1 to RM4_1) is the same as a series resistance of the second matching resistors (RM1_2 to RM4_2).
- **9.** The radio frequency switch circuit (100) according to claim 7, wherein an error of resistances of the first matching resistors (RM1_1 to RM4_1) and an error of resistances of the second matching resistors (RM1_2 to RM4_2) are less than 20%.
- **10.** The radio frequency switch circuit (100) according to claim 1, wherein the series circuit (210, 310, 410) further comprises:

a plurality of first choke impedance elements (RG1_1 to RG4_1) each coupled between the control terminal of a corresponding one of the first transistors (T1_1 to T4_1) and the first control node (NDC1); and a plurality of second choke impedance elements (RG1_2 to RG4_2) each coupled between the control terminal of a corresponding one of the second transistors (T1_2 to T4_2) and the second control node (NDC2).

11. The radio frequency switch circuit (100) according to claim 1, wherein:

when the first series connection group (211, 311, 411) is in a turned-off state, the first transistors (T1_1 to T4_1) are turned off, and when the second series connection group (212, 312, 412) is in a turned-off state, the second transistors (T1_2 to T4_2) are turned off.

- **12.** The radio frequency switch circuit (100) according to claim 1, wherein when the series circuit (110_1 to 110_4, 210, 310, 410) is turned on, the series circuit (110_1 to 110_4, 210, 310, 410) has a low impedance.
- **13.** The radio frequency switch circuit (100) according to claim 1, wherein the first series connection group (211, 311, 411) and the second series connection group (211, 311, 411) have the same design size.
- **14.** The radio frequency switch circuit (100) according to claim 1, further comprising a control circuit (220), wherein the control circuit (220) comprises:

a first control signal generator (221) coupled to the first control node (NDC1); and a second control signal generator (222) coupled to the second control node (NDC2).

15. The radio frequency switch circuit (100) according

to claim 14, wherein:

in the normal operation state, the switch state of the first series connection group (211, 311, 411) and the switch state of the second series connection group (212, 312, 412) are controlled by the control circuit (220), wherein the first control signal generator (221) provides a first control signal (SC1) to the first control node (NDC1), and the second control signal generator (222) provides a second control signal (SC2) to the second control node (NDC2); and when the electrostatic discharge event occurs, the control circuit (220) is in a floating state.

20

25

30

35

40

45

50





FIG. 1








FIG. 3




FIG. 4




FIG. 5





EUROPEAN SEARCH REPORT

Application Number

EP 24 16 1675

		DOCUMENTS CONSID			
	Category	Citation of document with ir of relevant pass	ndication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
10	х	ROBERT [CA] ET AL) 10 May 2018 (2018-0	<pre>- paragraph [0105];</pre>	1-15	INV. H03K17/10 H03K17/693 H03K17/081
15	х	EP 3 069 446 B1 (SK [US]) 4 January 202 * figure 9 *	YWORKS SOLUTIONS INC 3 (2023-01-04)	1-15	
20					
25					TECHNICAL FIELDS
30					HO3K
35					
40					
45		The present search report has	been drawn up for all claims		
3		Place of search	Date of completion of the search		Examiner
50 (1004C01)		The Hague	2 July 2024	Fer	mentel, Thomas
3 03.82 (P	X : parl	ATEGORY OF CITED DOCUMENTS	T : theory or principle E : earlier patent doc after the filing dat	ument, but publis e	nvention shed on, or
50 (16040011) 55 (16040011)	doc A : tech O : nor	icularlý relevant if combined with anot ument of the same category nological background -written disclosure rmediate document	L : document cited for	or other reasons	, corresponding

EP 4 429 111 A1

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 24 16 1675

5

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

02-07-2024

10	Patent document cited in search report	Patent document cited in search report			Patent family member(s)		Publication date
	US 2018131369	A1	10-05-2018	US US	2018131369 2020153428		10-05-2018 14-05-2020
15	EP 3069446		04-01-2023	CN EP	105900339 3069446	A A1	24-08-2016 21-09-2016
				TW US WO	201531027 2015171860 2015073453	A1	01-08-2015 18-06-2015 21-05-2015
20							
25							
30							
35							
40							
45							
50							
	M P0459						
55	For more details about this anne	x : see Of	ficial Journal of the Eur	opean P	atent Office, No. 12/8	32	