

US011367786B1

(54) BACK-GATED OUANTUM WELL **OTHER PUBLICATIONS HETEROSTRUCTURE**

- (71) Applicant: HRL Laboratories, LLC, Malibu, CA (1) S
- (72) Inventor: **Andrew S. Pan**, Los Angeles, CA (US)
- (73) Assignee: HRL Laboratories, LLC, Malibu, CA (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 59 days.
- (21) Appl. No.: 17/080,752
- (22) Filed: Oct. 26, 2020

Related U.S. Application Data

- (60) Provisional application No. 63/007,467, filed on Apr. 9, 2020. (57)
- (51) Int. Cl.
 $H0IL$ 29/775 (2006.01)
 $H0IL$ 29/66 (2006.01) HOIL 29/66 (2006.01)
HOIL 29/12 (2006.01) H01L 29/12
- (52) U.S. Cl.
CPC H01L 29/775 (2013.01); H01L 29/122 (2013.01); **H01L 29/66439** (2013.01)
- (58) Field of Classification Search
CPC combination set(s) only. See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

2016/0204202 A1* 7/2016 Jain H01L 29/7881
136/255

(12) United States Patent (10) Patent No.: US 11,367,786 B1
Pan (45) Date of Patent: Jun. 21, 2022 (45) Date of Patent:

Emeleus, C. J. et al., "Back gating of a two-dimensional hole gas in

a SiGe quantum well", Applied Physics Letters, Apr. 7, 1997, pp. 1870-1872, vol. 70, No. 14, American Institute of Physics. Ismail, K. et al., "Gated Hall effect measurements in high-mobility n-type Si/SiGe modulation-dope ics Letters, Feb. 13, 1995, pp. 842-844, vol. 66, No. 7, American Institute of Physics.

Slinker, K. A. et al., "Quantum dots in Si/SiGe 2DEGs with Schottky top-gated leads", New Journal of Physics, Nov. 29, 2005, pp. 1-8, Institute of Physics Publishing Ltd and Deutsche Physikalische Gesellschaft.

* cited by examiner

Primary Examiner — Julio J Maldonado

Assistant Examiner - Mohammad A Rahman

(74) Attorney, Agent, or Firm - Lewis Roca Rothgerber
Christie

(57) ABSTRACT

conductor device includes a back gate layer; a buffer layer, A semiconductor device. In some embodiments, the semion the back gate layer; a device quantum well layer, on the buffer layer; a cap layer, on the device quantum well layer; a top layer, on the cap layer; a first doped region of a first conductivity type, extending at least part-way through the device quantum well layer; a second doped region, of a second conductivity type, within the buffer layer; and a third doped region, of the second conductivity type extending from the top layer to the second doped region. The top layer may include a dielectric layer, and, in the dielectric layer, a plurality of conductive elements, including one or more dot gates, an ohmic contact, a bath gate, a supply gate, and a halo contact.

20 Claims, 6 Drawing Sheets

The present application claims priority to and the benefit dopant concentration sufficiently great $\frac{1}{1}$ S. Provisional Application No. 63/007.467, filed Application Carriers at temperatures less than 5 K. of U.S. Provisional Application No. 63/007,467, filed Apr. 9, carriers at temperatures less than 5 K.
2020, entitled "DESIGNS FOR BACK-GATED OUAN, In some embodiments, the second doped region has a 2020, entitled "DESIGNS FOR BACK-GATED QUAN-
TIM WELL HETEROSTRUCTURES" the entire content ¹⁰ peak dopant concentration of at least $10^{18}/cm^3$. TUM WELL HETEROSTRUCTURES", the entire content 10 peak dopant concentration of at least $10^{18}/\text{cm}^3$.
of which is incorporated herein by reference.
vertical full width half maximum of at least 30 nm.

One or more aspects of embodiments according to the 20 includes a back gate quantum well, on the back gate layer;
esent disclosure relate to semiconductor devices, and more In some embodiments, the semiconductor device

performance of such a device may be limited, for example, Some heterostructure designs for quantum computation In some embodiments, the first doped region extends to applications cannot allow the achievable vertical field to the fourth doped region. exceed the threshold for surface accumulation under the In some embodiments, the fourth doped region has a supply gate, which may limit the achievable vertical field to dopant concentration sufficiently great to avoid free be less than 1 mV/mm to 2 mV/mm . At this vertical field, the 30 carriers at temperatures less than 5 K .
performance of such a device may be limited, for example, In some embodiments, the cap layer is undoped unde

Thus, there is a need for a device allowing larger vertical fields (e.g., of order 5 mV/nm to 10 mV/nm) for increasing In some embodiments, the buffer layer is undoped under the valley splitting or other relevant quantum dot properties. 35 the bath gate and under the one or more

A semiconductor device design is described that enables In some embodiments, the second doped region has a back gating of heterostructures with a larger dynamic range 40 peak dopant concentration of at least $10^{18}/cm^3$.
o cryogenic operation. A forward-biased "halo" p-n junction is vertical full width half maximum of at least 30 nm.
utilized to prevent leakage and unwanted accumulation in In some embodiments, the first doped region has a p range, which may be advantageous for manipulating valley

splitting and other fundamental device properties. BRIEF DESCRIPTION OF THE DRAWINGS
According to an embodiment of the present invention, there is provided a semiconductor device, including: a back 50 These and other features and advantages of the present gate layer; a buffer layer, on the back gate layer; a device disclosure will be appreciated and understo quantum well layer, on the buffer layer; a cap layer, on the to the specification, claims, and appended drawings wherein:
device quantum well layer; a top layer, on the cap layer; a FIG. 1A is a schematic drawing of aspect least part-way through the device quantum well layer; a 55 the present disclosure;
second doped region, of a second conductivity type, within FIG. 1B is a band diagram along the line Cut 1 of FIG. the buffer layer; and a third doped region, of the second
conductivity type extending from the top layer to the second
disclosure;
doped region, the top layer including: a dielectric layer, and,
FIG. 1C is a band diagram a in the dielectric layer, a plurality of conductive elements, 60 1A, below the supply gate, according to an embodiment of including: one or more dot gates; an ohmic contact; a bath the present disclosure; gate, between the gate, between the one or more dot gates and the ohmic contact; a supply gate between the bath gate and the ohmic contact; and a halo contact, the third doped region extending the present disclosure;
from the halo contact to the second doped region, the second 65 FIG. 3 is a schematic drawing of aspects of a device first doped region of a first conductivity type, extending at

BACK-GATED QUANTUM WELL In some embodiments, the cap layer is undoped under the **HETEROSTRUCTURE** supply gate, under the bath gate, and under the one or more supply gate, under the bath gate, and under the one or more dot gates.

CROSS-REFERENCE TO RELATED In some embodiments, the buffer layer is undoped under APPLICATION(S) ⁵ the bath gate and under the one or more dot gates.

In some embodiments, the second doped region has a dopant concentration sufficiently great to avoid freeze-out of

GOVERNMENT LICENSE RIGHTS In some embodiments, the first doped region has a peak dopant concentration of at least $10^{19}/\text{cm}^3$.
This invention was made with Government support. The ¹⁵ In some embodiments, the third d

In some embodiments, the first conductivity type is n-type
FIELD and the second conductivity type is p-type.

In some embodiments, the semiconductor device further

present disclosure relate to semiconductor devices, and more In some embodiments, the semiconductor device further
particularly to back-gated quantum well heterostructures. Includes a fourth doped region of the first condu particularly to back - gate within the buffer layer, the fourth doped region being under
BACKGROUND the second doped region and having at least the same lateral the second doped region and having at least the same lateral 25 extent as the second doped region.

dopant concentration sufficiently great to avoid freeze-out of carriers at temperatures less than 5 K.

by relatively poor valley splitting.
Thus, there is a need for a device allowing larger vertical dot gates.

In some embodiments, the second doped region has a
SUMMARY donant concentration sufficiently great to avoid freeze-out of dopant concentration sufficiently great to avoid freeze-out of carriers at temperatures less than 5 K.
In some embodiments, the second doped region has a

design for heterostructures, according to an embodiment of the present disclosure;

design for heterostructures, according to an embodiment of the present disclosure;

doped region extending under the ohmic contact and under
the stign for heterostructures, according to an embodiment of
the supply gate. the present disclosure;

FIG. 4A is a band diagram and schematic doping profile In some embodiments an additional buried n-well region can corresponding to the embodiment of FIG. 2;
also be deployed to block hole leakage paths. This may

FIG. 5B is a graph of results of a numerical calculation of the device threshold voltage, which can be useful a conduction band profile and electron density. The useful for conduction band profile and electron density.

with the appended drawings is intended as a description of be biased to a nonequilibrium condition beyond the metal
exemplary embodiments of a back-gated quantum well oxide semiconductor (MOS) accumulation point, whereas exemplary embodiments of a back-gated quantum well oxide semiconductor (MOS) accumulation point, whereas heterostructure provided in accordance with the present 15 the supply gate may not. disclosure and is not intended to represent the only forms in Some embodiments are directed to a design for hetero-
which the present disclosure may be constructed or utilized. Some embodiments are directed to a design for

aspects of a device design for heterostructures for operation devices is desirable because it allows additional control of at cryogenic temperatures. The device includes a buffer layer the vertical confining potential and 135 (which may be composed of silicon germanium (SiGe)), wave function, which can alter the valley splitting, magnetic a quantum well 105 ((QW) or "device quantum well") 30 dephasing rate, and other relevant properties. In a quantum well 105 ((QW) or "device quantum well") 30 (which may be composed of silicon) on the buffer layer 135, (which may be composed of silicon) on the buffer layer 135, embodiments, desirable vertical fields in SiGe—Si quantum a cap layer 140 (which may be composed of SiGe) on the wells are of the order of 1 mV/nm to 10 mV/nm. T device quantum well 105, and a top layer 145 on the cap
layer significances are of the order of 60 nm. The vertical
layer 140. The top layer 145 may be composed of a dielectric field in the quantum dot region can be modifi layer 150 (which include, e.g., consist of, an oxide material), 35 voltages applied to the dot gates; however, due to the and, embedded in the dielectric layer, a plurality of conduc-
geometry of these gates the field modu tive elements, including one or more dot gates 155, one or weak and spatially nonuniform in the plane of the quantum more ohmic contacts 110, a bath gate 160, a supply gate 120, dot. Furthermore, many other properties of the quantum dot and (shown in FIGS. 2 and 3) a halo contact 175. The bath are sensitive to the precise voltage configu gate 160 may be between the one or more dot gates 155 and $\frac{40}{40}$ gates, so that indepthe one or more ohmic contacts 110, and the supply gate 120 difficult to achieve. may be between the bath gate and the one or more ohmic One alternative is to construct a back gate which can be contacts 110. In some embodiments, an interfacial layer 180 biased to exert a uniform vertical electric field. contacts 110. In some embodiments, an interfacial layer 180 biased to exert a uniform vertical electric field. This can be (e.g., a layer of silicon, illustrated in FIGS. 1A, 2, and 3 as done in many ways; for instance, a subsumed in the black line between the cap layer 140 and the 45 top layer 145 is between the cap layer 140 and the top layer top layer 145) is between the cap layer 140 and the top layer biased. However, such designs induce a uniform electric field throughout the whole heterostructure, including under more ohmic contacts 110, a bath gate 160, a supply gate 120,

FIG. 1A, do not have a back gate design or simply have a vertical field can induce MOS accumulation in the supply grounded substrate. In devices with a back gate, biasing of 50 gate and hence throughout the device. Therefo the back gate can induce leakage currents from the substrate is needed to allow a back gate to induce sufficient vertical to the contact (ohmic) regions. Furthermore, such hetero-
structure device designs require a supply gate region where As mentioned above, an example of a heterostructure
the vertical electric field is low to prevent surfac lation channel formation. Since biasing the substrate will 55 electrons to the active device (where the quantum dots apply a uniform vertical electric field throughout the device, reside) requires baths where a 2-D electro including the supply gate region, this limits the achievable be induced in the device quantum well 105 by biasing appropriate bath gates. These electrons are ultimately sup-

is to block the back gate to ohmic leakage path and decouple 60 the vertical field in the supply gate region from that in the the vertical field in the supply gate region from that in the "ohmic region" or simply the "ohmic"), which also defines active area of the device (encompassing the gated bath and the electron quasi-Fermi level in the semic active area of the device (encompassing the gated bath and the electron quasi-Fermi level in the semiconductor. There-
electrostatic quantum dot areas of the device) by introducing fore, when the bath gate voltage is appli a forward biased p-n junction underneath the ohmic and in the quantum well, under thermal equilibrium another supply gate areas of the device. The p-n junction screens the 65 2DEG can form at the metal-oxide-semiconductor

 $3 \hspace{1.5cm} 4$

corresponding to the embodiment of FIG. 2;
FIG. 4B is a band diagram and schematic doping profile substantially increase the dynamic range of achievable vercorresponding to the embodiment of FIG. 3; tical electric field in the active region of SiGe heterostruc-
FIG. 5A is a graph of results of a numerical calculation of 5 ture designs. The presence of the back gate also provi FIG. 5A is a graph of results of a numerical calculation of 5 ture designs. The presence of the back gate also provides a conduction band profile and electron density; and well-defined ground plane and allows for dynamic t a conduction band profile and electron density; and well-defined ground plane and allows for dynamic tuning of
FIG. 5B is a graph of results of a numerical calculation of the device threshold voltage, which can be useful f

FIG. 1B and FIG. 1C are band diagrams along the lines
DETAILED DESCRIPTION 10 Cut 1 (below the bath gate) and Cut 2 (below the supply gate), of FIG. 1A, respectively. The band diagrams for the
The detailed description set forth below in connection supply and bath gates are very different; the bath gate may

sure in connection with the illustrated embodiments. It is to
be understood, however, that the same or equivalent func- 20 induced in the active region of the device without inducing
 tions and structures may be accomplished by different undesirable leakage pathways elsewhere in the heterostruc-
embodiments that are also intended to be encompassed ture. In some embodiments, a $Si_{0.7}Ge_{0.3}$ -sSi conduct within the scope of the disclosure. As denoted elsewhere electron quantum well structure is used; the general features herein, like element numbers are intended to indicate like of designs disclosed herein are applicable t elements or features.

FIG. 1A is a schematic drawing (not drawn to scale), of log-

Independent control of the vertical electric field in these

aspects of a device design for heterostructures for operation devices is des field in the quantum dot region can be modified by the voltages applied to the dot gates; however, due to the are sensitive to the precise voltage configuration of the dot gates, so that independent control of the vertical fields is

done in many ways; for instance, a heavily doped substrate and/or buffer region can be used, which can be contacted and 145. field throughout the whole heterostructure, including under

Some SiGe heterostructure designs, such as that shown in the baths and supply gate regions. In particular, a strong

In part for this reason, an objective of some embodiments plied from ohmic contacts 110 induced by a contacted to block the back gate to ohmic leakage path and decouple 60 n+-doping region 115 (which may be referred fore, when the bath gate voltage is applied to induce a 2DEG in the quantum well, under thermal equilibrium another ohmic and supply gate areas from the back gate bias and
allows independent control of the supply gate vertical field. Such that the potential at the interface becomes lower than prevent electron accumulation. In the absence of a direct 10 the Fermi level. This may be fatal for device control since it 165 may be chosen such that it is not fully depleted under may lead to quantum dot formation in the MOS accumula-
zero bias (i.e., when a bias of 0 V is app tion region in addition to the quantum well. To prevent this, in some designs the ohmic doping profile extends roughly
an additional supply gate 120 may be placed between the 170 nm under the surface and has a peak n-type an additional supply gate 120 may be placed between the 170 nm under the surface and has a peak n-type doping of ohmic region and the bath; this supply gate 120 can be 5 about 10^{20} cm⁻³. In such cases a p-type halo ohmic region and the bath; this supply gate 120 can be 5 biased at a lower bias such that a low but finite 2DEG biased at a lower bias such that a low but finite 2DEG about 200 nm under the surface with a peak doping of about density is induced therein to provide electrical contact 10^{19} cm⁻³ and a vertical full width half max density is induced therein to provide electrical contact 10^{19} cm⁻³ and a vertical full width half max of about 100 nm between the bath and the ohmic region, while the potential may be used. at the supply gate MOS interface remains high enough to The band bending induced by the halo doping under the prevent electron accumulation. In the absence of a direct 10 supply gate region determines the vertical field an connection to the ohmic region, the bath voltage can be
increased to beyond the equilibrium MOS threshold voltage
halo can be forward biased such that the MOS supply gate without inducing a surface 2DEG. The ohmic region 115 interface potential is near flat band, preventing MOS accumay, in operation, supply carriers (e.g., electrons) to the mulation. Although forward-biasing a p-n junction device quantum well 105 , and, as such, the ohmic region 115 15 may extend at least part-way through the device quantum may extend at least part-way through the device quantum contacts, this may be exponentially suppressed and may be well 105 (e.g., it may extend all the way through the device negligible at the cryogenic temperatures of ope well 105 (e.g., it may extend all the way through the device negligible at the cryogenic temperatures of operation for the quantum well 105 and into the buffer layer 135).

Furthermore, if the substrate is biased as a back gate, to or greater than the built-in voltage of the p-n junction.
current can leak between the ohmic and substrate due to the 20 In operating protocols where a positive ve applied voltage between them. This can be blocked using a desired (i.e., pushing electrons in the quantum well 105 potential barrier between the ohmic and the substrate. Refer-
against the top interface), a negative bias i potential barrier between the ohmic and the substrate. Refer-

ing to FIG. 2, one method to achieve this is to place an back gate 125 relative to the ohmic ground. Under these oppositely doped "halo" 165 (or "halo region", which may conditions, conduction electron leakage occurs by electrons be referred to as a "second doped region") underneath the 25 flowing from the back gate 125 towards the q be referred to as a "second doped region") underneath the 25 ohmic region (which may be referred to as a "first doped ohmic region (which may be referred to as a "first doped ohmic regions. This leakage is controlled by the field and region"), similar to the formation of halo doping junctions electron barrier in the vicinity of the back g region"), similar to the formation of halo doping junctions electron barrier in the vicinity of the back gate 125 and
for leakage short channel leakage suppression in short hence can be blocked by an appropriate barrier de for leakage short channel leakage suppression in short hence can be blocked by an appropriate barrier design, for channel MOS field-effect transistors (MOSFETs). However, example using an SOI substrate or a buried quantum the large built-in voltage from the p-n junction induces a 30 130 for the back gate 125. In the embodiment depicted in very high electric field in the supply gate region, which can FIG. 3, the back gate is formed by a heav

One embodiment solves this difficulty by utilizing a (or "back gate quantum well") 130 directly above it. In some biased p-n junction to screen the supply gate region from the embodiments the ohmic/supply design can be use back gate 125. This allows independent control via the 35 junction bias of the vertical field under the supply gate and junction bias of the vertical field under the supply gate and gate may be formed without a buried quantum well 130 , for a hence allows accumulation in the QW 105 and depletion at instance using a heavily doped standard or SOI substrate.
the MOS interface, while the back gate bias produces a Such a design may be otherwise similar to those of F separate electric field elsewhere in the device. A schematic and 3 (e.g., having a halo region 165). The presence of a of such an embodiment is shown in FIG. 2. One feature of 40 p-halo region also allows another leakag this embodiment is the presence of an oppositely doped

(p-doping in this case) halo region 165 forming a p-n

forward bias. This leakage is blocked by the built-in barrier

junction with the ohmic region. In some embodime junction with the ohmic region. In some embodiments, the at the interface between the halo and lightly doped buffer. In halo profile also overlaps the supply gate region over a principle, this barrier may be significant at significant distance (of order between 0.1 um to 10 um), and 45 ating temperatures, e.g., leakage may be suppressed at fields its potential can be tuned independently by a separate up to 10 mV/nm to 20 mV/nm; however, in These doping profiles can all be realized using standard Therefore, in some embodiments, a design that system-
processing techniques such as ion implantation. The require- 50 atically blocks this hole leakage path may be and lower than, that of the ohmic (n+) region, so that the halo region is placed (i) underneath the quantum well 105 resistivity of the ohmic region is not increased by dopant and (ii) extending beneath the supply and ohmi compensation. The halo doping concentration may also additional buried n-type doping region 170 (or "buried exceed the metal-insulator transition (MIT) doping concen- 55 n-well" or "buried n-well region", which may be refe exceed the metal-insulator transition (MIT) doping concen- 55 n-well" or "buried n-well region", which may be referred to tration above which the region is conducting even at cryo- as a "fourth doped region") is formed ben genic temperature (i.e., the doping concentration may be
sufficiently great to avoid freeze-out of carriers at a tem-
mask for both regions, but with a higher implant energy for sufficiently great to avoid freeze-out of carriers at a tem-
price of the buried n-well to drive it deeper. In this case the ohmic
prature of 5 K and below); for instance, in boron-doped
the buried n-well to drive it deepe silicon this may correspond to a doping above 4×10^{18} cm⁻³. 60 and buried n-well regions directly contact each other, shar-
In the embodiment of FIG. 2, the halo region 165 is (i) offset ing the same bias and Fermi (in the sense that there is a gap from the halo region to the level is higher than the p-halo doping in the overlap region.
quantum well underneath the supply gate, as shown in FIGS. Electrical contact to the halo undernea 2 and 3) so that it is located beneath the quantum well so it be maintained by the perimeter of the halo region 165 , which does not deplete the latter and is (ii) centered deeper than the 65 extends beyond the extents o ohmic region and extends underneath part or all of the By maintaining a bias-tunable p-halo region underneath supply gate region. The depth and doping of the halo region the supply gate, this embodiment preserves the indep

 $5 \hspace{2.5cm} 6$

zero bias (i.e., when a bias of 0∇ is applied). For instance,

may be used.
The band bending induced by the halo doping under the mulation. Although forward-biasing a p-n junction might be expected to induce current flow between the ohmic and halo

back gate 125 relative to the ohmic ground. Under these conditions, conduction electron leakage occurs by electrons example using an SOI substrate or a buried quantum well 130 for the back gate 125. In the embodiment depicted in induce MOS accumulation.
One embodiment solves this difficulty by utilizing a (or "back gate quantum well") 130 directly above it. In some embodiments the ohmic/supply design can be used for alternative back gate designs as well; for example a back

the supply gate, this embodiment preserves the independent

10

halo and the buried buffer, eliminating the possibility of hole offset of the quantum well Δ_{CB} . As an example, for Δ_{CB} =0.2 leakage into the substrate. This is indicated in FIGS. 4A and eV and a cap thickness t_{cap} 4B, which depict schematic band diagrams of conduction 5 and valence band extrema extending from the cap under-
neath the supply gate to the back gate (pictured in this case heath the supply gate to the back gate (pictured in this case $F_{BG, max} + 3$ a remotely doped quantum well). The presence of a forward-biased halo and a negatively-biased back gate leads to a substantial field across the buffer which can drive hole to a substantial field across the buffer which can drive hole where n_{supply} is the electron density in the region of the current if the hole Fermi level (in FIG. 4) approaches or quantum well 105 underneath the supply gat crosses the valence band edge in the halo region. The can be controlled by applying a suitable voltage (known as presence of the buried n-well in FIG. 4B blocks this leakage gating) to the supply gate 120. For typical supp

ment with a biased p-halo and a buried n-well underneath the

$$
F_{BG,max} + \frac{qn_{bath}}{\in} < F_{tunn},
$$

bath gate 160, E is the dielectric constant of the buffer layer applied to different realizations of the back gate, for instance 135 and the cap layer 140, and the bath electron density n_{bath} using a doped and/or silico cap layer 140 may consist of the same material, and, in a pinning the Fermi level. In such cases the distance of the non-limiting embodiment, may be a SiGe alloy; for back gate plane from the device (active) quantum well 1 non-limiting embodiment, may be a SiGe alloy; for back gate plane from the device (active) quantum well 105 example, $Si_{0.7}Ge_{0.3}$. The dielectric constant of the quantum 55 is sufficiently large (separated by a severalwell 145 may be assumed to be roughly equal to that of the not to impose a fundamental limitation, though control of the cap layer 140 and the buffer layer 135 (it may consist of a buffer quality may be important. Alternat cap layer 140 and the buffer layer 135 (it may consist of a buffer quality may be important. Alternatively, if the back similar material; for example, Si). The device quantum well gate is realized using a buried quantum we similar material; for example, Si). The device quantum well gate is realized using a buried quantum well, there are some **105** may be much thinner than the cap and buffer, and, as a relevant limitations on the minimum dis result, it may not affect the effective dielectric constant 60 much. For typical bath densities of order 3×10^{11} cm⁻² to halo and possibly of a buried n-well underneath the ohmic 4×10^{11} cm⁻², this sets a limit for the maximum vertical field and supply gate areas reduces much. For typical bath densities of order 3×10^{11} cm⁻² to

field and density control therein. Meanwhile, the presence of can be approximated as the condition that the potential drop
the buried n-well region 170 forms a p-n barrier between the over the cap layer 140 is smaller tha

$$
F_{BG,max} + \frac{qn_{supply}}{\in} < \frac{\Delta_{CB}}{t_{cap}}
$$

bath gate regions. The electron density reaches 8.85×10^{10}
cm⁻² for the supply gate scenario at the onset of surface pathway.
FIG. 4A is a schematic band diagram for an embodiment $\frac{15}{\text{achievable vertical field of 2 mV/nm, or 3x lower than the}}$ with biased p-halo only underneath the supply region. This bound determined by the bath. By decoupling the vertical drawing shows the presence of a hole leakage path from the field in the supply region from that of the bat face. FIG. 4B is a schematic band diagram for an embodi-
the quantization of electrons in the quantum well, as illusment with a biased p-halo and a buried n-well underneath the trated in FIGS. 5A and 5B. The exact bounds can be further supply region. The presence of the n-well supplies an tuned via the detailed design of the heterostruc additional hole barrier which eliminates any hole leakage sition and thickness. FIGS, 5A and 5B show the results of path to the substrate. A corresponding schematic doping 25 numerical calculations of the conduction band p path to the substrate. A corresponding schematic doping 25 numerical calculations of the conduction band profile and

44 and 4B.

44 and 4B.

49 and

around 10 mV/nm. The maximal achievable field from the gate is realized using a buried heavily n-doped layer of SiGe
back gate is approximately
 $F_{BG,max} + \frac{qn_{bath}}{\epsilon} < F_{uwn}$.
 $F_{BG,max} + \frac{qn_{bath}}{\epsilon} < F_{uwn}$. where q is the charge of the electron, n_{bath} is the electron 45 additional barrier to prevent leakage from the back gate to density in the region of the quantum well **105** underneath the surface. The halo design describ 153 and the cap layer 140, and the bath electron density n_{bath} that is controlled by gating (i.e., the electron density n_{bath} in the Use of a heavily doped substrate may require prevention of region of the quantum wel relevant limitations on the minimum distance t_{BG} between the active (device) and back gate wells. The presence of the induced by the bath gate to be approximately 6 mV/nm. buffer region to the back gate, depicted as teak in FIGS. 2
This estimate assumes that supply gate accumulation is and 3. For example, in FIG. 3, $t_{leq} = t_{BC} - (t_{bol} + t_{m$ This estimate assumes that supply gate accumulation is and 3. For example, in FIG. 3, $t_{leak} = t_{B} - (t_{halo} + t_{n-well})$. The not an issue due to the biased halo design. If such a design 65 halo region 165 may have a dopant conce not an issue due to the biased halo design. If such a design 65 halo region 165 may have a dopant concentration that varies
is not used, the limit on maximum back gate field is imposed with depth in the sample. A maximum c by lack of MOS accumulation under the supply gate, which occur near the middle of the region, and a minimum conwith a strained silicon quantum well (the back gate quantum

25

30

40

centration may occur around the periphery of the region. The periphery depicted in FIGS. 2 and 3 indicates the location at periphery depicted in FIGS. 2 and 3 indicates the location at
which the concentration in the halo equals the background
concentration of unintentional dopants in the buffer layer
135. The thickness t_{halo} may be defined neath these areas must not exceed F_{tunn} , i.e.,

$$
\frac{V_{BG}}{t_{leak}} < F_{tunn}.
$$

$$
F_{active} = \frac{V_{BG}}{t_{BG} + t_{QW} + t_{cop} + t_{ox}}
$$

back and top gates. The maximum achievable active field is onset and the achievable threshold voltage shift in the same
therefore given by

$$
F_{active,max} \leq \frac{F_{tum} t_{leak}}{t_{BG} + t_{QW} + t_{cap} + t_{ox}},
$$

 cm^{-3} so as to be above the MIT but not completely comgates 155. Using these simple rules, estimates may be obtained for possible design parameters. In some hetero- ³⁵ structure designs, the distance from the top gates to the bottom of the active quantum well $t_{\text{QW}} + t_{\text{cap}} + t_{\text{ox}}$ is about 70 nm. In order to prevent overlap of the p-type dopants with the quantum well, the halo implant may be placed 100 nm and therefore scales with t_{BG} .

As used herein, any structure or layer that is described as

underneath the active quantum well (e.g., the peak doping $\frac{40}{h}$ underneath the active quantum well (e.g., the peak doping ⁴⁰ ^{AS} used herein, any structure of layer that is described as
concentration of the halo implant 160, in the vertical direc-
tion, may be located 100 nm undern cm σ so as to be above the M11 but not completely com-
pensating the doping in the ohmic region. A halo layer rial may be n-type, or p-type (depending, for example, on
thickness t_{halo} of about 30 nm should ensure tha another 30 nm layer of 10^{19} n-type doping, so that the total $\overline{50}$ extent of the halo and buried n-well below the active well is underneath the active well, $t_{leak} = 340$ nm and $F_{active,max}$ As used herein, when a second number is "within Y %" reaches 6 mV/nm, close to the expected maximum due to of a first number, it means that the second number is at l reaches 6 mV/nm , close to the expected maximum due to of a first number, it means that the second number is at least bath gate limitations. These estimates assume simple abrupt 55 $(1-Y/100)$ times the first number and the second number is doping profiles and may be quantitatively modified in the at most $(1+Y/100)$ times the first numbe implanted and annealed doping profiles. any one of (i) A, (ii) B, and (iii) A and B.
The presence of a back gate allows for a well-defined lt will be understood that, although the terms "first", about 160 nm. For a buried back gate located t_{BG} =500 nm

ground plane underneath the active region. In addition to 60 "second", "third", etc., may be used herein to describe modifying the vertical field, changing the bias of this gate various elements, components, regions, layer modifying the vertical field, changing the bias of this gate various elements, components, regions, layers and/or sec-
also shifts the threshold voltage of the entire device. This can tions, these elements, components, reg also shifts the threshold voltage of the entire device. This can tions, these elements, components, regions, layers and/or
be practically advantageous for altering the range of oper-
sections should not be limited by these ating voltages within which device operation takes place. In are only used to distinguish one element, component, region, the case of an undoped buffer, the threshold voltage shift 65 layer or section from another element,

$$
\Delta V_{th} = -\frac{V_{BG}t_{cap}}{t_{BG}}
$$

 10 possible leakage flow, such that electrons tend to flow towards the substrate. Therefore a single halo may be sufficient to block leakage flow from the ohmics and supply The field under the active region, which is the relevant is uncentribution of the back gate can be approximated as

The field under the active region, which is the relevant is would potentially be tunneling from the devic

$$
\frac{V_{BG}}{t_{BG}} \leq -F_{tunn}.
$$

therefore given by the state of the state of the cap thickness may be way, e.g., $\Delta V_{th,max} \leq F_{tumbcap}$, since the cap thickness may be where the denominator is the total distance between the This suggests that the back gate depth affects the leakage fixed by other considerations. As an example, for a nominal cap thickness of 60 nm and $F_{max} = 10$ mV/nm, this sets a F_{tum} probable bound on $\Delta V_{th,max}$ = 0.6 V. The primary limitation on the back gate distance t_{BG} may then be set by either other processing constraints, such as the need to keep the dopants where t_{ox} is the thickness of the layer 157 of dielectric used for substrate doping sufficiently far from the QW, or material (which is part of the top layer 145) under the dot

$$
V_{BG,max}=\frac{\Delta V_{th,max}}{t_{cap}}t_{BG}
$$

some of the thing, and as such may mean less than all of, or all of, the thing. As such, "a portion of" a thing includes the entire thing as a special case, i.e., the entire thing is an example of a portion of the thing.

 $9 \t 10$

" lower", "under", "above", "upper" and the like, may be 10.0 " or "between 1.0 and 10.0" is intended to include all used herein for ease of description to describe one element s subranges between (and including) the rec used herein for ease of description to describe one element $\frac{1}{5}$ subranges between (and including) the recited minimum or feature's relationship to another element(s) or feature(s) value of 1.0 and the recited maximu as illustrated in the figures. It will be understood that such having a minimum value equal to or greater than 1.0 and a spatially relative terms are intended to encompass different maximum value equal to or less than 10.0 orientations of the device in use or in operation, in addition example, 2.4 to 7.6. Any maximum numerical limitation to the orientation depicted in the figures. For example, if the 10 recited herein is intended to include to the orientation depicted in the figures. For example, if the 10 device in the figures is turned over, elements described as device in the figures is turned over, elements described as limitations subsumed therein and any minimum numerical "below" or "beneath" or "under" other elements or features limitation recited in this specification is inte "below" or "beneath" or "under" other elements or features limitation recited in this specification is intended to include would then be oriented "above" the other elements or all higher numerical limitations subsumed ther features. Thus, the example terms " below" and " under" can Although exemplary embodiments of a back-gated quan-
encompass both an orientation of above and below. The 15 tum well heterostructure have been specifically desc device may be otherwise oriented (e.g., rotated 90 degrees or and illustrated herein, many modifications and variations at other orientations) and the spatially relative descriptors will be apparent to those skilled in the at other orientations) and the spatially relative descriptors will be apparent to those skilled in the art. Accordingly, it is used herein should be interpreted accordingly. In addition, it to be understood that a back-gat used herein should be interpreted accordingly. In addition, it to be understood that a back-gated quantum well hetero-
will also be understood that when a layer is referred to as structure constructed according to principl will also be understood that when a layer is referred to as structure constructed according to principles of this disclobeing "between" two layers, it can be the only layer between 20 sure may be embodied other than as spe the two layers, or one or more intervening layers may also herein. The invention is also defined in the following claims,
be present.
The terminology used herein is for the purpose of describ-
ing particular embodiments on

ing particular embodiments only and is not intended to be $1.$ A semiconductor limiting of the inventive concept. As used herein, the terms 25 a back gate layer; limiting of the inventive concept. As used herein, the terms 25 a back gate layer;
"substantially," "about," and similar terms are used as terms a buffer layer, on the back gate layer; " substantially," " about," and similar terms are used as terms a buffer layer, on the back gate layer;
of approximation and not as terms of degree, and are a device quantum well layer, on the buffer layer; of approximation and not as terms of degree, and are intended to account for the inherent deviations in measured intended to account for the inherent deviations in measured a cap layer, on the device quantum well layer; or calculated values that would be recognized by those of a top layer, on the cap layer; ordinary skill in the art. As used herein, the term "major 30 a first doped region of a first conductivity type, extending
component" refers to a component that is present in a a least part-way through the device quantum w composition, polymer, or product in an amount greater than layer;
an amount of any other single component in the composition a second doped region, of a second conductivity type, or product. In contrast, the term " primary component" refers within the buffer layer; and to a component that makes up at least 50% by weight or 35 a third doped region, of the second conductivity type to a component that makes up at least 50% by weight or 35 a third doped region, of the second conductivity type
more of the composition, polymer, or product. As used extending from the top layer to the second doped herein, the term "major portion", when applied to a plurality
of items, means at least half of the items.
As used herein, the singular forms "a" and "an" are a dielectric layer, and, in the dielectric layer, a plurality an amount of any other single component in the composition

intended to include the plural forms as well, unless the 40 of conductive elements, including: context clearly indicates otherwise. It will be further under-
one or more dot gates; context clearly indicates otherwise. It will be further under one or more dot g
stood that the terms "comprises" and/or "comprising", when an ohmic contact; stood that the terms " comprises" and / or " comprising", when an ohmic contact;
used in this specification, specify the presence of stated a bath gate, between the one or more dot gates and the used in this specification, specify the presence of stated a bath gate, between the or more dot gate features, integers, steps, operations, elements, and/or comfeatures, integers, steps, operations, elements, and/or com-
ponents, but do not preclude the presence or addition of one 45 a supply gate between the bath gate and the ohmic ponents, but do not preclude the presence or addition of one 45 a supply gate or more other features, integers, stens, operations, elements, contact: and or more other features, integers, steps, operations, elements, contact; and components, and/or groups thereof. As used herein, the term a halo contact, "and/or" includes any and all combinations of one or more the third doped region extending from the halo contact to of the associated listed items. Expressions such as "at least the second doped region, one of," when preceding a list of elements, modify the entire 50 the second doped region extending under the ohmic
list of elements and do not modify the individual elements contact and under the supply gate. of the list. Further, the use of "may" when describing 2. The semiconductor device of claim 1, wherein the cap
embodiments of the inventive concept refers to "one or more layer is undoped under the supply gate, under the b tion. As used herein, the terms "use," "using," and "used" buffer layer is undoped under the bath gate and under the one may be considered synonymous with the terms "utilize," or more dot gates. tion. As used herein, the terms "use," "using," and "used"

It will be understood that when an element or layer is
referred to as being "on", "connected to", "coupled to", or 60 great to avoid freeze-out of carriers at temperatures less than "adjacent to" another element or layer, it may be directly on, $\overline{5}$ K.
connected to, coupled to, or adjacent to the other element or $\overline{5}$. The semiconductor device of claim 1, wherein the connected to, coupled to, or adjacent to the other element or layer, or one or more intervening elements or layers may be present. In contrast, when an element or layer is referred to least $10^{18}/\text{cm}^3$.
as being "directly on", "directly connected to", "directly 65 6. The semiconductor device of claim 1, wherein the as being "directly on", "directly connected to", "directly 65 coupled to", or "immediately adjacent to" another element or layer, there are no intervening elements or layers present.

element, component, region, layer or section, without Any numerical range recited herein is intended to include departing from the spirit and scope of the inventive concept. all sub-ranges of the same numerical precision s parting from the spirit and scope of the inventive concept. all sub-ranges of the same numerical precision subsumed
Spatially relative terms, such as "beneath", "below", within the recited range. For example, a range of "1 within the recited range. For example, a range of " 1.0 to 10.0 " or "between 1.0 and 10.0 " is intended to include all

-
-
-
-
-
-
-
-
-
- -
	-
	-
	-
	-
	-
-
-

"utilizing," and "utilized," respectively.
It will be understood that when an element or layer is second doped region has a dopant concentration sufficiently

second doped region has a peak dopant concentration of at least $10^{18}/\text{cm}^3$.

second doped region has a vertical full width half maximum
of at least 30 nm.

doped region has a peak dopant concentration of at least 5×10^{19} /cm³.

conductivity type is n-type and the second conductivity type

10. The semiconductor device of claim 1, further com-
prising a back gate quantum well, on the back gate layer. 17. The semiconductor device of claim 11, wherein the
11 The semiconductor device of claim 1 further com-
12.

11. The semiconductor device of claim 1, further com-
igins a fourth doped region of the first conductivity time
least $10^{18}/\text{cm}^3$. prising a fourth doped region of the first conductivity type $\frac{18. \text{ The semiconductor device of claim 11, wherein the buffer layer,}}{18. \text{ The semiconductor device of claim 11, wherein the buffer layer.}}$

the fourth doped region being under the second doped ¹⁵ second doped region and having at least the same lateral extent as the same of at east 30 nm.

12. The semiconductor device of claim 11 wherein the first doped region extends to the fourth doped region. $10^{19}/\text{cm}^3$.

fourth doped region has a dopant concentration sufficiently
fourth doped region has a peak dopant concentration of at
great to such freezes out of corriered tomporature less then great to avoid freeze-out of carriers at temperatures less than 5 K.

7. The semiconductor device of claim 1, wherein the first 14. The semiconductor device of claim 11, wherein the doped region has a peak dopant concentration of at least cap layer is undoped under the supply gate, under the doped region has a peak dopant concentration of at least cap layer is undoped under the supply gate, under the bath $10^{19}/\text{cm}^3$.

8. The semiconductor device of claim 1, wherein the third 15. The semiconductor device of claim 11, wherein the bard region has a peak dopant concentration of at least $\frac{1}{2}$ buffer layer is undoped under the bath gate or more dot gates.
16. The semiconductor device of claim 11, wherein the

9. The semiconductor device of claim 1, wherein the first $16.$ The semiconductor device of claim 11, wherein the negroed conductivity type second doped region has a dopant concentration sufficiently $\frac{10}{2}$ is p - type and the second conductivity type
is p-type.
 $\frac{10}{2}$ S K.

The semiconductor device of claim 11, wherein the same lateral extent as the second doped region has a peak doped region $\frac{1}{2}$. The semiconductor device of claim 11 wherein the second doped region has a peak dopant co

first doped region extends to the fourth doped region.

13. The semiconductor device of claim 11, wherein the $\frac{10^{19}/\text{cm}^3}{4}$.
 $\frac{20}{\text{th}}$ and semiconductor device of claim 11, wherein the $\frac{20}{\text{th}}$ and semic

* *