

(12) United States Patent (10) Patent No.: US 9,986,182 B2
Miyake et al. (45) Date of Patent: May 29, 2018

- (71) Applicant: **Panasonic Intellectual Property** U.S. PATENT DOCUMENTS
 Management Co., Ltd., Osaka (JP)

9,386,248 B2 * 7/2016 Ohtsuki Management Co., Ltd., Osaka (JP)
- (Continued) @ (72) Inventors : Yasuo Miyake , Osaka (JP) ; Masashi Murakami, Kyoto (JP); Tokuhiko
Tamaki, Osaka (JP); Yoshiaki Satou, Tamaki , Osaka (JP) ; Yoshiaki Satou , Kyoto (JP) FOREIGN PATENT DOCUMENTS
- TP

(73) Assignee: **Panasonic Intellectual Property** Management Co., Ltd., Osaka (JP)
- **Management Co., Ltd.**, Osaka (JP) (Continued)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 OTHER PUBLICATIONS patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. days.
- (21) Appl. No.: 15/719,456
- (22) Filed: Sep. 28, 2017

(65) **Prior Publication Data**

US 2018/0020171 A1 Jan. 18, 2018

(63) Continuation of application Continuation of application No.
PCT/JP2016/004868, filed on Nov. 11, 2016.

(30) Foreign Application Priority Data

Dec . 3 , 2015 (JP) . 2015 - 236858

(51) Int. Cl.
 $H\theta 4N 5/335$ (2011.01)
 $H\theta 4N 5/353$ (2011.01) H04N 5/353

(Continued)

- (52) U.S. Cl.
CPC H04N 5/353 (2013.01); H01L 27/14609 $(2013.01);$ $H01L$ $27/14612$ $(2013.01);$ (Continued)
- (58) Field of Classification Search CPC . HO4N 5 / 35554 See application file for complete search history.

(45) Date of Patent:

(54) IMAGING DEVICE (56) References Cited

 $9,773,825 \text{ B2}$ * 7/2016 Ohtsuki H01L 27/14603 9/2017 Hirase H01L 27/14614

International Search Report of PCT application No. PCT/JP2016/ 004868 dated Feb. 14, 2017.

Primary Examiner — Gary C Vieaux

(74) Attorney, Agent, or Firm - McDermott Will & Emery LLP

Related U.S. Application Data (57) ABSTRACT

An imaging device includes: unit pixel cells each including
first and second electrodes, a photoelectric conversion layer
therebetween, a charge accumulation region, and a signal
detection circuit; and a voltage supply cir supply circuit supplying a first voltage to the second elec trode in an exposure period. The start and end of the exposure period is common to the unit pixel cells . The photoelectric conversion layer has a photocurrent character istic including first to third voltage ranges. In the third voltage range between the first and second voltage ranges, an absolute value of a rate of change of a current density relative to a bias voltage is less than in the first and second voltage ranges . The voltage supply circuit supplies a second voltage to the second electrode in a non-exposure period such that the bias voltage applied to the photoelectric conversion layer falls within the third voltage range .

9 Claims, 13 Drawing Sheets

 (51) Int. Cl.

 $H\ddot{\theta}A\dot{\theta}N\,5/355$ (2011.01)

CPC .. $H\ddot{\theta}IL\,27/14636$ (2013.01); $H\dot{\theta}IL\,27/14643$ (2013.01) ; $H04N$ 5/35554 (2013.01) ; $H04N$ $5/3698$ (2013.01); HU4N $5/378$ (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

* cited by examiner

FIG. 8

FIG. 10

FIG. 11

10

IMAGING DEVICE

BACKGROUND

1. Technical Field

The present invention relates to an imaging device.

Heretofore, image sensors using photoelectric conversion FIG. 1 is a schematic diagram illustrating an exemplary have been known. For example, complementary metal oxide circuit configuration of an imaging device according semiconductor (CMOS) type image sensors that have pho-
todiodes are in widespread used. CMOS type image sensors FIG. 2 is a schematic cross-sectional view illustrating an todiodes are in widespread used. CMOS type image sensors FIG. 2 is a schematic cross-sectional view ill have features such as low power consumption, and acces- 15 exemplary device structure of a unit pixel cell; have features such as low power consumption, and acces - 15 exemplary device structure of a unit pixel cell;
sibility to individual pixels. CMOS type image sensors FIG. 3 is a diagram illustrating an example of an absorpsibility to individual pixels. CMOS type image sensors generally use the so-called rolling shutter method, where exposure and signal charge readout is performed in incre-
ments of rows of the pixel array, as the signal readout FIG. 4 is a schematic cross-sectional view illustrating an ments of rows of the pixel array, as the signal readout method.

In rolling shutter operations, the starting time and ending layer;

In exposure differs for each pixel array row. Accord-

FIG. 5 is a graph illustrating typical photocurrent chartime of exposure differs for each pixel array row. Accord-

FIG. 5 is a graph illustrating typical photocurrent

ingly, in a case of shooting an object moving at high speed,

acteristics that the photoelectric conversion l ingly, in a case of shooting an object moving at high speed, acteristics that the photoelectric conversion layer has;
a distorted image may be obtained as the image of the object, FIG. 6 is a diagram for describing an exam throughout the image. In light of this situation, there is the present disclosure;
demand for so-called global shutter functions, where all FIG. 7 is a block diagram illustrating an example of an demand for so-called global shutter functions, where all FIG. 7 is a block diagram illustrating an example of an pixels in the pixel array start and end exposure together. imaging system configured to be capable of multipl pixels in the pixel array start and end exposure together.

For example, U.S. Patent Application Publication No. sure images;
007/0013798 discloses a CMOS type image sensor capable 30 FIG. 8 is a diagram for describing an example of forming 2007/0013798 discloses a CMOS type image sensor capable 30 FIG. **8** is a diagram for describing an example of forming of global shutter operations. The technology described a multiple-exposure image;
therein provides a tra unit (a capacitor or a diode) to each of multiple pixels. The multiple-exposure image acquired by the imaging system charge storage unit in each pixel is connected to a photo-
dilustrated in FIG. 7, and multiple images, extracted in
diode via the transfer transistor.

One non-limiting and exemplary embodiment provides an temporal change imaging device capable of realizing global shutter functions 40 superimposed; while suppressing circuit complexity within pixels. FIG. 11 is a

In one general aspect, the techniques disclosed here multiple-exposure image, where an image of an identifier feature an imaging device including: unit pixel cells each indicating temporal change of the position of the mov including a first electrode, a second electrode facing the first body has been superimposed; electrode, a photoelectric conversion layer between the first 45 FIG. 12 is a diagram for de electrode and second electrode, a charge accumulation forming a multiple-exposure image;
region electrically connected to the first electrode, and a FIG. 13 is a timing chart for describing exemplary operasignal detection circuit electrically connected to the charge tions of a reset voltage source in a reset period;
accumulation region; and a voltage supply circuit electri-
FIG. 14 is a timing chart for describing exemplary accumulation region; and a voltage supply circuit electrically connected to the second electrode, the voltage supply 50 cally connected to the second electrode, the voltage supply 50 tions of the reset voltage source in a reset period; and circuit supplying a first voltage to the second electrode in an FIG. **15** is a schematic diagram il circuit supplying a first voltage to the second electrode in an FIG. 15 is a schematic diagram illustrating a modification exposure period that is a period for accumulating charges of an imaging device. exposure period that is a period for accumulating charges of an imaging device.

generated by photoelectric conversion in the charge accu-

mulation region, the voltage supply circuit supplying a DETAILED DESCRIPTION mulation region, the voltage supply circuit supplying a second voltage that is different from the first voltage to the 55 second electrode in a non-exposure period. The start and end

an element, a device, an apparatus, a system, an integrated An imaging device includes: unit pixel cells each includ-
circuit, a method, or a computer program. General or spe- 60 ing a first electrode, a second electrode f circuit, a method, or a computer program. General or spe- 60 ing a first electrode, a second electrode facing the first cific embodiments may also be implemented as any selective electrode, a photoelectric conversion layer cific embodiments may also be implemented as any selective combination of an element, a device, an apparatus, a system,

imaging device capable of realizing global shutter functions 65 accumulation region; and a voltage supply circuit electri-
can be realized while suppressing circuit complexity within cally connected to the second electrode pixels. The realised while supplying circuit supplying a first voltage to the second electrode in an

Additional benefits and advantages of the disclosed and drawings. The benefits and/or advantages may be individually obtained by the various embodiments and features of the specification and drawings, which need not all be provided in order to obtain one or more of such benefits and/or advantages.

2. Description of the Related Art BRIEF DESCRIPTION OF THE DRAWINGS

tion spectrum in a photoelectric conversion layer containing tin naphthalocyanine;

20 example of the configuration of a photoelectric conversion laver:

and when using a flash, there may be difference in brightness 25 tions in an imaging device according to an embodiment of throughout the image. In light of this situation, there is the present disclosure:

time-series from the multiple-exposure image, each including one image of a moving body;

SUMMARY FIG. 10 is a diagram illustrating an example of a multipleexposure image, where an image of an identifier indicating temporal change of the position of the moving body has been

hile suppressing circuit complexity within pixels. FIG. 11 is a diagram illustrating another example of a
In one general aspect, the techniques disclosed here multiple-exposure image, where an image of an identifier

FIG. 12 is a diagram for describing another example of forming a multiple-exposure image;

second electrode in a non-exposure period. The start and end
of the exposure period is common to the unit pixel cells.
General or specific embodiments may be implemented as
an element, a device, an apparatus, a system, an

combination of an element, a device, an apparatus, a system, electrode and second electrode, a charge accumulation an integrated circuit, a method, and a computer program. region electrically connected to the first electro integrated circuit, a method, and a computer program. region electrically connected to the first electrode, and a According to an aspect of the present disclosure, an signal detection circuit electrically connected to the exposure period that is a period for accumulating charges current density relative to the bias voltage is less than in the generated by photoelectric conversion in the charge accu-
first voltage range and the second voltag generated by photoelectric conversion in the charge accu-
mulation region, the voltage supply circuit supplying a voltage range being between the first voltage range and the second voltage that is different from the first voltage to the
second voltage range, and the voltage supply circuit supplies
second electrode in a non-exposure period. The start and end
of the second voltage to the second of the exposure period is common to the unit pixel cells. exposure period such that the bias voltage applied to the
Item 2

The imaging device according to Item 1, wherein the unit

pixel cells each include a reset transistor that is electrically

connected to the charge accumulation region, the reset

transistor switching between supply and cu second electrode after the reset voltage is cut off.

The second electrode facing the first electrode;

a photoelectric conversion layer disposed 1

The imaging device according to Item 2, wherein the reset first electrode and the second electrode; and
unsistor is an n-channel field-effect transistor, and the reset a voltage supply circuit that is connected with the se transistor is an n-channel field-effect transistor, and the reset voltage is greater than the second voltage. 20 electrode, and that supplies mutually different voltages to the

The imaging device according to Item 2, wherein the reset transistor is a p-channel field-effect transistor, and the reset the photoelectric conversion layer has photocurrent char-
voltage is smaller than the second voltage.
 $\frac{1}{2}$ acteristics in which change in rate of output

through 5, wherein the exposure period is one of a plurality a rate of change in the third voltage range is smaller than
through 5, wherein the exposure period is one of a plurality of the exposure of exposure periods, and the plurality of the exposure periods are included in one frame period.

The imaging device according to Item 6, wherein the among the plurality of unit pixel cells, and
htage supply circuit supplies a voltage to the second
the voltage supply circuit supplies a voltage to the second voltage supply circuit supplies the first voltage to the second the voltage supply circuit supplies a voltage to the second
electrode at mutually different magnitudes among the plu-
electrode in the non-exposure period, so electrode at mutually different magnitudes among the plu-
rality of exposure periods.

sets of image data based on each output from the signal can be realized without providing a separate transfer tran-
detection circuit at the plurality of exposure periods, and 45 sistor and so forth within the unit pixel c forms a multiple-exposure image by superimposing the Item 12 plurality of sets of image data. The i

further includes an image forming circuit that acquires a 50 Item 13
signal from the signal detection circuit, the signal corre-
The imaging device according to Item 12, wherein the sponding to signal charges accumulated in the charge accu-
mulation region in the one frame period, the image forming trode at mutually different magnitudes among the plurality circuit forming a multiple-exposure image based on the of exposure periods.

S5 According to the configuration in Item 13, imaging where

Item 10 sensitivity is changed in each of the plurality of exposure

The imaging device according to any one of Items 1 periods can be performed.
through 9, wherein the photoelectric conversion layer has a Item 14 photocurrent characteristic between a bias voltage applied to The imaging device according to either Item 12 or 13, the photoelectric conversion layer and a current density of a 60 further including an image forming circui the photocurrent characteristic including a first voltage range signal detection circuits at the plurality of exposure periods, where an absolute value of the current density increases as and forms a multiple-exposure imag voltage range where the current density increases as the bias 65 According to the configuration in Item 14, the path of an voltage increases in a forward direction, and a third voltage object moving over the period of one range where an absolute value of a rate of change of the

4

voltage range being between the first voltage range and the

a photoelectric conversion layer disposed between the first electrode and the second electrode; and

Item 4 second electrode between an exposure period and a non-
The imaging device according to Item 2, wherein the reset exposure period, wherein

voltage is smaller than the second voltage.

Item 5 25 as to bias voltage mutually differs in a first voltage range

The imaging device according to any one of Items 1 where an absolute value of output current density incr The imaging device according to any one of Items 1 where an absolute value of output current density increases through 4, wherein the unit pixel cells are two-dimension-
along with increase in reverse bias voltage, a secon through 4, wherein the unit pixel cells are two-dimension-
ally arrayed in rows and columns, and signals detected by
the signal detection circuits of the unit pixel cells are read
out at different timings for each of the r

35 voltage range.

of voltage range range range range range in the start and end of the exposure period is held in common
Item 7 the start and end of the start and end of the exposure period is held in common
The imaging device according to

 40 potential difference between the second electrode and the signal detection circuit that falls within the third voltage Item 8
The imaging device according to either Item 6 or 7 further ange.
includes an image forming circuit that acquires a plurality of According to the configuration in Item 11, a global shutter

plurality of sets of image data. The imaging device according to Item 11, wherein a plurality of the exposure periods are included in one frame It is mean of the exposure periods are included in one frame

The imaging device according to either Item 6 or 7, period.

trode at mutually different magnitudes among the plurality

plurality of sets of image data based on each output from the

object moving over the period of one frame can be known from the multiple-exposure image.

The imaging device according to either Item 12 or 13, nents. Components having substantially the same functions further including an image forming circuit that acquires may be denoted by common reference symbols in the signals from the signal detection circuit, corresponding to following description, and description thereof omitted . signal charges accumulated in the charge accumulation 5 Embodiment of Imaging Device region in the one fr region in the one frame period, and forms a multiple-
exposure image based on the signals.
imaging device according to an embodiment of the present

5

object moving over the period of one frame can be known a pixel array PA that includes multiple unit pixel cells 10
from the multiple-exposure image.
10 arrayed two-dimensionally. FIG. 1 schematically illustrates

reset transistor that is electrically connected to the charge accumulation region, and that switches supply and cutoff of 15 accumulation region, and that switches supply and cutoff of 15 FIG. 1.
reset voltage to charge accumulation region, A unit pixel cell 10 has a photoelectric conversion unit 13
the reset transistor is an n-channel field-eff

supply circuit applies to the second electrode in a non- 20 nals upon receiving incident light. The entire photoelectric exposure period.

conversion unit 13 does not need to be an independent

and that switches supply and cutoff of reset voltage to charge accumulation region,

period. The second electric conversion unit 13, as schematically illustrated in a second transistor 24 has an electric conversion unit 13, as schematically illustrated in

voltage and the voltage that the voltage supply current conversion unit 13 will be described later.
applies to the second electrode in a non-exposure period is The photoelectric conversion unit 13 of the unit pixel cell
sm

wherein the absolute value of difference between the reset 50 predetermined voltage to the photoelectric conversion unit voltage and the voltage that the voltage supply current 13 via the sensitivity control line 42 when t applies to the second electrode in a non-exposure period is device 100 is operating. The voltage supply circuit 32 is not smaller than the input voltage to the signal detection circuit. restricted to a particular power sou

photoelectric conversion layer due to excessive application 55 of voltage can be avoided.

below with reference to the drawings. Note that the embodi-
ments described below are each general or specific controlled by the voltage supplied from the voltage supply ments described below are each general or specific controlled by the voltage supplied from the voltage supply examples. Values, shapes, materials, components, place- ω circuit 32 to the photoelectric conversion unit 13 examples. Values, shapes, materials, components, place-60 ments and connected states of components, steps, and the ments and connected states of components, steps, and the switched among multiple voltages that are different from order of steps, and so forth illustrated in the following each other, which will be described later in detai order of steps, and so forth illustrated in the following each other, which will be described later in detail. In other embodiments, are only exemplary, and do not restrict the words, electronic shutter operations are exec embodiments, are only exemplary, and do not restrict the words, electronic shutter operations are executed in the present disclosure. Various aspects described in the present embodiment according to the present disclosure present disclosure. Various aspects described in the present embodiment according to the present disclosure by switch-
specification can be combined as long as there is no con-65 ingvoltage supplied from the voltage supply specification can be combined as long as there is no con- 65 ing voltage supplied from the voltage supply circuit 32 to the tradiction. Components in the following embodiments photoelectric conversion unit 13. An example o which are not included in an independent claim indicating of the imaging device 100 will be described later.

6

Item 15
Item 15 the highest concept are described as being optional components
Item 12 or 13, the imaging device according to either Item 12 or 13, then
the scomponents having substantially the same functions may be denoted by common reference symbols in the

According to the configuration in Item 15, the path of an disclosure. An imaging device 100 illustrated in FIG. 1 has object moving over the period of one frame can be known a pixel array PA that includes multiple unit pix from the multiple-exposure image.
10 arrayed two-dimensionally. FIG. 1 schematically illustrates
2 an example where unit pixel cells 10 are arrayed in a matrix It an example where unit pixel cells 10 are arrayed in a matrix
The imaging device according to any one of Items 11 of two rows by two columns. It is needless to say that the The imaging device according to any one of Items 11 of two rows by two columns. It is needless to say that the through 15, wherein each of the unit pixel cells includes a number and layout of the unit pixel cells 10 in the number and layout of the unit pixel cells 10 in the imaging device 100 are not restricted to the example illustrated in

and a signal detection circuit 14. The photoelectric conversion unit 13 has a photoelectric conversion layer interposed and sion unit 13 has a photoelectric conversion layer interposed the reset voltage is greater than voltage that the voltage between two mutually facing electrodes, and generates sigexposure period. Conversion unit 13 does not need to be an independent
According to the configuration in Item 16, parasitic sen-
sitivity can be suppressed more effectively.
Item 17
Item 17 pixel cells 10. The signal detection circuit 14 is a circuit that The imaging device according to any one of Items 11 25 detects signals generated by the photoelectric conversion through 15, wherein unit 13. In this example, the signal detection circuit 14
each of the unit pixel cells includes a reset transistor that includes a signal detection transistor 24 and an address each of the unit pixel cells includes a reset transistor that includes a signal detection transistor 24 and an address is electrically connected to the charge accumulation region, transistor 26. The signal detection transi transistor 26 . The signal detection transistor 24 and address transistor 26 typically are field-effect transistors (FET). The cumulation region,
the reset transistor is a p-channel field-effect transistor, are exemplified as N-channel metal-oxide semiconductor are exemplified as N-channel metal-oxide semiconductor (MOS) transistors.

and (MOS) transistors.
the reset voltage is smaller than voltage that the voltage The control terminal (gate here) of the signal detection
supply circuit applies to the second electrode in a second transistor 24 has an ele According to the configuration in Item 17, parasitic sen-
FIG. 1. Signal charges (holes or electrons) generated by the photoelectric conversion unit 13 are accumulated in a charge sitivity can be suppressed more effectively.

Item 18 accumulation node (also referred to as "floating diffusion Item 18 accumulation node (also referred to as "floating diffusion
The imaging device according to either Item 16 or 17, ande" 41 between the signal detection transistor 24 and the The imaging device according to either Item 16 or 17, node") 41 between the signal detection transistor 24 and the wherein the absolute value of difference between the reset 40 photoelectric conversion unit 13. Details of

conversion layer. The sensitivity control line 42 is connected to a sensitivity
According to the configuration in Item 18, damage to the 45 control voltage supply circuit 32 (hereinafter referred to photoelectric conversion layer due to excessive application simply as "voltage supply circuit 32") in the configuration of voltage can be avoided.

Item 19 circuit configured to be capable of supplying at least two Item 19
In the imaging device according to either Item 16 or 17, types of voltage. The voltage supply circuit 32 supplies smaller than the input voltage to the signal detection circuit. restricted to a particular power source circuit, and may be a According to the configuration in Item 19, damage to the circuit that generates a predetermined circuit that generates a predetermined voltage, or may be a circuit that converts voltage supplied from another power voltage can be avoided.

Embodiments of the present disclosure will be described accumulation of signal charges from the photoelectric conaccumulation of signal charges from the photoelectric con-

Each unit pixel cell 10 has a connection with a power above. The voltage supply circuit 32 and reset voltage supply circuit, source 1 has a connection with a power above. The voltage supply circuit, input terminal (typically the drain) of the signal detection or may be independent and separate voltage supply circuits.

transistor 24 is connected to the power source line 40, as Note that one or both of the voltage sup amplifies and outputs signals generated by the photoelectric circuit 36. Alternatively, sensitivity control voltage from the conversion unit 13 due to the power source line 40 func-
voltage supply circuit 32 and/or reset v

conversion unit 13 due to the power source line 40 func-
tioning as a source-follower power source.
The output terminal (source here) of the signal detection
transistor 24 is connected to the input terminal (drain here) in transistor 26 is connected to an address control line 46, and 15 and the reset voltage source 34 may be commonalized. The the output of the signal detection transistor 24 can be power source line 40 and reset voltage li the output of the signal detection transistor 24 can be power source line 40 and reset voltage line 44 can also be selectively read out to the corresponding vertical signal line commonalized, so the wiring of the pixel arr selectively read out to the corresponding vertical signal line commonalized, so the wiring of the pixel array PA can be
47 by controlling the potential of the address control line 46 simplified. Note however, that using mu

line 46 is connected to a vertical scan circuit (also referred 20 to as "row scan circuit") 36. The vertical scan circuit 36 selects multiple unit pixel cells 10 arranged in each row by of Unit Pixel Cell
applying a predetermined voltage to the address control line FIG. 2 schematically illustrates an exemplary device
46. This executes readout of

mitting pixel signals from the pixel array PA to peripheral the configuration exemplified in FIG. 2. The semiconductor circuits. A column signal processing circuit (also referred to substrate 20 is not restricted to a subs circuits. A column signal processing circuit (also referred to as "row signal accumulation circuit") 37 is connected to the vertical signal line 47 . The column signal processing circuit 30 may be an insulating substrate , where a semiconductor layer 37 performs noise suppression signal processing , of which has been formed on the surface of a side where a photosen correlated double sampling is representative, analog-to-
digital conversion (AD conversion), and so forth. A column P-type silicon (Si) substrate as the semiconductor substrate digital conversion (AD conversion), and so forth. A column P-type silicon (Si) substrate as the semiconductor substrate signal processing circuit 37 is provided corresponding to 20 will be described here. each column of unit pixel cells 10 in the pixel array PA, as 35 The semiconductor substrate 20 includes impurity regions illustrated in FIG. 1. Connected to these column signal (N-type region here) 26s, 24s, 24d, 28d, and processing circuits 37 are a horizontal signal read circuit element separation region 20t for electric separation among (also referred to as "column scan circuit") 38. The horizontal unit pixel cells 10. The element separ (also referred to as "column scan circuit") 38. The horizontal unit pixel cells 10. The element separation region $20t$ is also signal read circuit 38 sequentially reads out signals from the provided between impurity regi signal read circuit 38 sequentially reads out signals from the provided between impurity region $24d$ and impurity region column signal processing circuits 37 to a horizontal common $40\sqrt{28d}$ as well. The element separa

cell 10 has a reset transistor 28. The reset transistor 28 may The impurity regions (N-type region here) 26s, 24s, 24d, be a field-effect transistor, in the same way as the signal 28d, and 28s, typically are diffusion lay detection transistor 24 and address transistor 26 , for 45 example. An example will be described below where an example. An example will be described below where an 24 includes the impurity regions $24s$ and $24d$, and gate N-channel MOS is applied as the reset transistor 28, unless electrode $24q$ (typically a polysilicon electrod N-channel MOS is applied as the reset transistor 28, unless electrode 24g (typically a polysilicon electrode), as sche-
specifically stated otherwise. As illustrated in FIG. 1, the matically illustrated in FIG. 2. The impu specifically stated otherwise. As illustrated in FIG. 1, the matically illustrated in FIG. 2. The impurity region $24s$ reset transistor 28 is connected between a reset voltage line functions as a source region, for examp 44 that supplies reset voltage Vr and a charge accumulation 50 detection transistor 24. The impurity region 24d functions as node 41. The control terminal (gate here) of the reset a drain region, for example, of the signal node 41. The control terminal (gate here) of the reset transistor 28 is connected to a reset control line 48, and the transistor 28 is connected to a reset control line 48, and the 24. A channel region of the signal detection transistor 24 is potential of the charge accumulation node 41 can be reset to formed between the impurity regions the reset voltage Vr by controlling the potential of the reset and the same way, the address transistor 26 includes the control line 48. The reset control line 48 is connected to the 55 impurity regions $26s$ and $24s$, a vertical scan circuit 36 is this example. Accordingly, mul-
typically a polysilicon electrode) connected to the address
tiple unit pixel cells 10 arrayed in each row can be reset in control line 46 (see FIG. 1). In this ex increments of rows by the vertical scan circuit 36 applying predetermined voltage to the reset control line 48.

reset voltage Vr to the reset transistor 28 is connected to the for example, of the address transistor 26. The impurity reset voltage supply circuit 34. It is sufficient that the region 26s has a connection with the vertical signal line 47 configuration of the reset voltage source 34 enables a (see FIG. 1) that is omitted from FIG. 2. predetermined reset voltage Vr to be supplied to the reset The reset transistor 28 has impurity regions $28d$ and $28s$, voltage line 44 when the imaging device 100 is operating, ϵ and a gate electrode $28g$ (typically a polysilicon electrode) and is not restricted to any particular power source circuit, connected to the reset control li

8

47 by controlling the potential of the address control line 46. Simplified. Note however, that using mutually different In the example illustrated in FIG. 1. the address control voltages for the reset voltage Vr and for th In the example illustrated in FIG. 1, the address control voltages for the reset voltage Vr and for the power source ≈ 46 is connected to a vertical scan circuit (also referred $\frac{10}{20}$ voltage VDD of the signal det flexible control of the imaging device 100. Device Structure of Unit Pixel Cell

46. This executes readout of signals in the selected unit pixel structure of the unit pixel cell 10. The above-described cells 10, and later-described resetting of pixel electrodes. 25 signal detection transistor 24, addre Ils 10, and later-described resetting of pixel electrodes. 25 signal detection transistor 24, address transistor 26, and reset The vertical signal line 47 is a primary signal line trans-
The vertical signal line 47 is a p transistor 28, are formed on a semiconductor substrate 20 in entirety is a semiconductor. The semiconductor substrate 20

signal line 49. to a horizontal contract a horizontal contract as to a horizontal common 40 28 in the configuration exemplified in FIG. 1, the unit pixel ditions, for example.

functions as a source region, for example, of the signal detection transistor 24 . The impurity region $24d$ functions as

control line 46 (see FIG. 1). In this example, the signal detection transitor 24 and address transitor 26 are electriedetermined voltage to the reset control line 48. cally connected to each other by sharing the impurity region In this example, the reset voltage line 44 that supplies 60 24s. The impurity region 26s functions as a source

and is not restricted to any particular power source circuit, connected to the reset control line 48 (see FIG. 1). The the same as with the voltage supply circuit 32 described impurity region 28s functions as a source reg impurity region $28s$ functions as a source region, for example, of the reset transistor 28. The impurity region 28s voltage supply circuit 32 to the unit pixel cells 10 via the has a connection with the reset voltage line 44 (see FIG. 1) sensitivity control line 42. Note that has a connection with the reset voltage line 44 (see FIG. 1) sensitivity control line 42. Note that the opposing electrode that is omitted from FIG. 2. 12 may be separated for each unit pixel cell 10, as long as

An inter-layer insulation layer 50 (typically a silicon sensitivity control voltage of a predetermined magnitude can dioxide layer) is disposed on the semiconductor substrate 5 be applied from the voltage supply circuit 32 dioxide layer) is disposed on the semiconductor substrate \overline{s} be applied from the voltage supply circuit 32. In the same 20, covering the signal detection transistor 24, address way, the photoelectric conversion layer 20, covering the signal detection transistor 24, address way, the photoelectric conversion layer 15 may be separated transistor 26, and reset transistor 28. A wiring layer 56 may for each unit pixel cell 10. transistsor 26 transition 28 unit pixel in the inter-layer insulation layer 56 typically is formed of metal such as copper or the voltages to the opposing electrode 12, depending on whether layer 56 typically is formed of metal such as copper or the voltages to the opposing electrode 12, depending on whether like, and can include wiring such as the above-described 10 during an exposure period or a non-exposur vertical signal line 47 and so forth as a part thereof, for will be described later in detail. The term "exposure period" example. The number of layers of the insulating layer in the in the present specification means a pe inter-layer insulation layer 50, and the number of layers of one of positive and negative charges (signal charges) gen-
the wiring layer 56 disposed in the inter-layer insulation erated by photoelectric conversion in the c layer 50 may be optionally set, and are not restricted to the 15 example illustrated in FIG. 2.

disposed on the inter-layer insulation layer 50. In other sure period" in the present specification. Note that "non-
words, the multiple unit pixel cells 10 making up the pixel exposure period" is not restricted to a perio array PA (see FIG. 1) are formed on the semiconductor 20 light to the photoelectric conversion unit 13 is shielded, and substrate 20 in the embodiment according to the present may include a period when the photoelectric co disclosure. The unit pixel cells 10 arrayed two-dimension-
ally on the semiconductor substrate 20 form a photosensitive includes a period when signal charges are unintentionally region (pixel region). The distance between the centers of accumulated in the charge accumulation region due to two adjacent unit pixel cells 10 (pixel pitch) may be around 25 occurrence of parasitic sensitivity.

conversion layer 15 interposed therebetween. The opposing in the photoelectric conversion layer 15 by photoelectric electrode 12 and photoelectric conversion layer 15 are 30 conversion, to be collected by the pixel electro electrode 12 and photoelectric conversion layer 15 are 30 formed spanning multiple unit pixel cells 10 in this example. example, in a case of using holes as signal charges, holes can
On the other hand, the pixel electrode 11 is formed for each be selectively collected by the pixe unit pixel cell 10, and is electrically separated from pixel the potential of the opposing electrode 12 higher than the electrodes 11 of other unit pixel cells 10 by being spatially potential of the pixel electrode 11. A c separated from pixel electrodes 11 of other unit pixel cells 35 signal charges will be exemplified below. Of the trans can be used as signals charges as well.

The opposing electrode 12 is typically a transparent
electrode formed of a transparent electroconductive mate-
rial. The opposing electrode 12 is disposed at the side where
light enters the photoelectric conversion layer 1 12 enters the photoelectric conversion layer 15. Light pixel electrode 11 is formed of a metal such as aluminum, detected by the imaging device 100 is not restricted to the copper, or the like, a metal nitride, polysilicon wavelength range of visible light (e.g., 380 nm or more, and imparted electroconductivity by doping with an impurity, or 780 nm or less). The term "transparent" as used in the 45 the like. present specification means that at least part of light of a
wavelength range to be detected is transmitted, and trans-
mitting the entire wavelength range of visible light is not
mitting the entire wavelength range of vis essential. For the sake of convenience, the electromagnetic shielding characteristics. Forming the pixel electrode 11 as waves in general, including infrared rays and ultraviolet 50 a light-shielding electrode enables ligh waves in general, including infrared rays and ultraviolet 50 a light-shielding electrode enables light that has passed
rays, will be expressed as "light". For example, transparent through the photoelectric conversion layer conducting oxides (TCO) such as indium tin oxide (ITO), pressed from entering the channel region or impurity region indium zinc oxide (IZO), aluminum-doped zinc oxide of transistors (at least one of the signal detection tr (AZO), fluorine doped tin oxide (FTO), tin dioxide (SnO₂), **24**, address transistor **26**, and reset transistor **28** in this titanium dioxide (TiO₂), zinc dioxide (ZnO₂), and so forth, 55 example) formed on the semic titanium dioxide ($TiO₂$), zinc dioxide ($ZnO₂$), and so forth, 55 can be used as the opposing electrode 12.

light, and generates hole-electron pairs. The photoelectric Suppressing light from entering the channel region of tranconversion layer 15 typically is formed of an organic mate-
istors formed on the semiconductor substrate 20 enables
rial. Specific examples of materials configuring the photo- 60 shifting of transistor characteristics (e.g rial. Specific examples of materials configuring the photo- 60 shifting of transistor characteristics (e.g., change in thresh-
electric conversion layer 15 will be described later. old voltage) and so forth to be suppresse

As described referring to FIG. 1, the opposing electrode from entering the impurity region formed on the semicon-
12 has a connection with the sensitivity control line 42 ductor substrate 20 enables unintended noise due to connected to the voltage supply circuit 32. The opposing electric conversion in the impurity region from being
electrode 12 here is formed spanning multiple unit pixel 65 included. Thus, suppressing light from entering the determined magnitude can be applied en bloc from the

at is omitted from FIG. 2. 12 may be separated for each unit pixel cell 10, as long as
An inter-layer insulation layer 50 (typically a silicon sensitivity control voltage of a predetermined magnitude can

10 during an exposure period or a non-exposure period, which in the present specification means a period for accumulating ample illustrated in FIG. 2. period. A period during operations of the imaging device
The above-described photoelectric conversion unit 13 is other than an exposure period is referred to as "non-expoexposure period" is not restricted to a period when input of may include a period when the photoelectric conversion unit includes a period when signal charges are unintentionally

2 um, for example.
The photoelectric conversion unit 13 includes a pixel electrod is relative to the potential of the pixel electrode 11 enables one The photoelectric conversion unit 13 includes a pixel relative to the potential of the pixel electrode 11 enables one electrode 11, an opposing electrode 12, and the photoelectric of holes and electrons, of the hole-electr potential of the pixel electrode 11. A case of using holes as signal charges will be exemplified below. Of course, elec-

of transistors (at least one of the signal detection transistors n be used as the opposing electrode 12.
The photoelectric conversion layer 15 receives incident light-shielding layer in the inter-layer insulation layer 50. conductor substrate 20 contributes to improved reliability of the imaging device 100.

The pixel electrode 11 is connected to the gate electrode 24g of the signal detection transistor 24 via a plug 52 , wiring General Formula (1) 53 , and a contact plug 54 , as schematically illustrated in FIG. 2. In other words, the gate of the signal detection transistor 24 has electric connection with the pixel electrode 5 11 . The plug 52 and wiring 53 are formed of metal such as copper, for example. The plug 52, wiring 53, and contact plug 54 make up at least part of the charge accumulation node 41 (see FIG. 1) between the signal detection transistor 24 and the photoelectric conversion unit 13. The wiring $53⁻¹⁰$ may be part of the wiring layer 56. The pixel electrode 11 is also connected to the impurity region $28d$ via the plug 52, wiring 53 , and a contact plug 55 . In the configuration illustrated in FIG. 2, the gate electrode $24g$ of the signal $_{15}$ detection transistor 24, the plug 52, wiring 53, contact plugs 54 and 55, and the impurity region $28d$ that is one of the source region and drain region of the reset transistor 28, function as the charge accumulation region accumulating signal charges collected by the pixel electrode 11 . 20

By collecting signal charges to the pixel electrode 11 , voltage corresponding to the quantity of signal charges accumulated in the charge accumulation region is applied to the gate of the signal detection transistor 24. The signal
detection transistor 24 emplifies this velters. The velters 25 detection transistor 24 amplifies this voltage. The voltage amplified by the signal detection transistor 24 is selectively In the general formula (1), $R¹$ through $R²⁴$ independently read out via the address transistor 26 as signal voltage. The represent a hydrogen atom or substituent group. Substituent groups and Typical Example of groups are not restricted to particular substituent groups. A Findings of Present Inventors and Typical Example of groups are not restricted to particular substituent groups. A Configuration of Photoelectric Conversion Laver

sion layer 15 by light and applying bias voltage between the group, tricycloalkyl group), alkenyl group (including
nixel electrode 11 and opposing electrode 12 enables one of cycloalkenyl group and bicycloalkenyl group), a pixel electrode 11 and opposing electrode 12 enables one of cycloalkenyl group and bicycloalkenyl group), alkynyl
nositive and negative charges generated by photoelectric as group, aryl group, heterocyclic group (may also positive and negative charges generated by photoelectric $_{35}$ group, aryl group, heterocyclic group (may also be called conversion to be collected by the nixel electrode 11 and the heteroring group), cyano group, hydrox conversion to be collected by the pixel electrode 11, and the
collected charges to be accumulated in the charge accumu-
lation region. The present inventors have found that move-
ment of signal charges already accumulated ment of signal charges already accumulated in the charge group, alkoxycarbonyloxy group, aryloxycarbonyloxy accumulation region to the opposing electrode 12 via the ⁴⁰ group, amino group (including anilino group), ammoni accumulation region to the opposing electrode 12 via the 40° group, amino group (including anilino group), ammonio photoelectric conversion layer 15 can be suppressed by group, acylamino group, aminocarbonyl amino gr photoelectric conversion layer 15 can be suppressed by
using a photoelectric conversion layer 15, having photocur-
rent characteristics such as described below, in the photo-
rent characteristics such as described below, i ference between the pixel electrode 11 and opposing group, heterocyclic thio group, sulfamoyl group, sulfo
electrode 12 to a certain level. The present inventors have group, alkylsulfinyl group, arylsulfinyl group, alkylsu electrode 12 to a certain level. The present inventors have group, alkylsulfinyl group, arylsulfinyl group, alkylsulfonyl
further found that further accumulation of signal charges in group, arylsulfonyl group, acyl group, further found that further accumulation of signal charges in group, arylsulfonyl group, acyl group, aryloxycarbonyl
the charge accumulation region can be suppressed after a group, alkoxycarbonyl group, carbamoyl group, ary the charge accumulation region can be suppressed after $_{50}$ group, alkoxycarbonyl group, carbamoyl group, arylazo reducing the potential difference. That is to say, it has been group, heterocyclic azo group, imide group reducing the potential difference. That is to say, it has been group, heterocyclic azo group, imide group, phosphino
found that global shutter functions can be realized by group, phosphinyl group, phosphinyloxy group, hoph found that global shutter functions can be realized by group, phosphinyl group, phosphinyloxy group, hophinylocontrolling the magnitude of bias voltage applied to the amino group, phosphono group, silyl group, hydrazino controlling the magnitude of bias voltage applied to the
photoelectric conversion layer 15, without separately pro-
viding elements such as a transfer transistor to each of the ⁵⁵ phato group (-OPO(OH)₂), sulfato grou viding elements such as a transfer transistor to each of the 55 phato group (—OPO(OH)_2), sulfatively multiple pixels. A typical example of operations at the other known substituent groups.

conversion layer 15, and photocurrent characteristics of the 60 photoelectric conversion layer 15, will be described below. The photoelectric conversion layer 15 typically contains a naphthalene derivative shown in the following general for-
semiconductor material. An organic semiconductor material mula (2) as the starting material, as describe semiconductor material. An organic semiconductor material mula (2) as the starting material, as described in Japanese
is used here as the semiconductor material. The photoelec-
tric conversion layer 15 includes tin naphth be referred to simply as "tin naphthalocyanine").

Configuration of Photoelectric Conversion Layer
As described above, irradiating the photoelectric conver-
As described above, irradiating the photoelectric conver-
singular group (including cycloalkyl group, bicycloalkyl
s

imaging device 100 will be described later. Commercially-available products can be used for the tin
An example of the configuration of the photoelectric applitually - available products can be used formula An example of the configuration of the photoelectric naphthalocyanine in the above-described general formula
nyersion layer 15, and photocurrent characteristics of the 60 (1). Alternatively, the tin naphthalocyanine in described general formula (1) may be synthesized using a substituents the same as R¹ through R²⁴ in general formula (1). (3)

illustrated in FIG. 3. FIG. 3 is an example of an absorption $\frac{50}{2}$ spectrum in a photoelectric conversion layer containing the

configuring the photoelectric conversion layer 15 enables a 60 light sensor that can detect near-infrared rays to be realized, light sensor that can detect near-infrared rays to be realized, and paraphthalocyanine is an example of an organic p-type semi-
conductor material.

configuration exemplarily illustrated in FIG. 4, the photo- 65 electric conversion layer 15 includes a hole blocking layer electric conversion layer 15 includes a hole blocking layer transporting organic compounds and has a nature of readily
15*h*, a photoelectric conversion structure 15A formed using accepting electrons. More specifically, th

an organic semiconductor material including the tin naph-
thalocyanine in the above-described general formula (1) , General Formula (2)
 R^{25} R^{26}
 R^{25} R^{26}
 R^{26}
 R^{27}
 R^{28}
 R^{26}
 S ture 15A and opposing electrode 12, and the electron blockture 15A and opposing electrode 12, and the electron block-NC R^{27} ing layer 15e is disposed between the photoelectric conversion structure 15A and pixel electrode 11.

The photoelectric conversion structure 15A illustrated in FIG. 4 includes at least one of a p-type semiconductor and 10 n-type semiconductor. In the configuration exemplarily illustrated in FIG. 4, the photoelectric conversion structure 15A includes a p-type semiconductor layer $150p$, an n-type From the perspective of ease of controlling the coagula-
semiconductor layer 150n, and a mixed layer 150n inter-
posed between the p-type semiconductor layer 150p and
 $\frac{1}{2}$ posed between the p-type semiconductor layer tion state of molecules, it is desirable that in the tin naph-
the posed between the p-type semiconductor layer 150*p* and
the photographs in the above described general formula (1) 15 n-type semiconductor layer 150*p*. T thalocyanine in the above-described general formula (1), ¹⁵ n-type semiconductor layer 150*n*. The p-type semiconductor eight or more of the $R¹$ through $R²⁴$ are hydrogen atoms or layer 150*p* is disposed eight or more of the R¹ through R²⁴ are hydrogen atoms or layer 150p is disposed between the electron blocking layer
deuterium atoms more desirable that 16 or more of the R¹ 15e and the mixed layer 150m, and has pho deuterium atoms, more desirable that 16 or more of the $R¹$ 15e and the mixed layer 150m, and has photoelectric controllectric controllectric controllectric controllectric controllectric controllectric controllectri through R^{24} are hydrogen atoms or deuterium atoms, and
even more desirable that all of the R^1 through R^{24} are
conductor layer 150*n* is disposed been the hole blocking by the desired that an order through λ is
the three terms in the mapper of electron and/or electron transporting functions. The
theorem in the following general formula (3) is conversion and/or electron transporting fu thalocyanine shown in the following general formula (3) is conversion and/or electron transporting functions. The advantageous from the perspective of ease of synthesis. This mixed layer $150m$ may contain at least one of semiconductor and an n-type semiconductor, which will be described later.

General Formula (3) 25 The p-type semiconductor layer $150p$ and the n-type semiconductor layer 150*n* respectively include an organic p-type semiconductor and an organic n-type semiconductor.
That is to say, the photoelectric conversion structure 15A includes an organic photoelectric conversion material 30 including the tin naphthalocyanine in the above-described general formula (1), and at least one of an organic p-type semiconductor and an organic n-type semiconductor.

The organic p-type semiconductor (compound) is a donor organic semiconductor (compound) and is an organic com-
35 pound that is primarily represented by hole-transporting organic compounds and has a nature of readily donating electrons. More specifically, the organic p-type semiconductor (compound) is an organic compound that has the smaller ionization potential of two organic materials when the two 40 organic materials are used in contact. Accordingly, any organic compound can be used as the donor organic com pound as long as it is an electron-donating organic compound. Examples include a triarylamine compound, benzidine compound, pyrazoline compound, styrylamine
The tin naphthalocyanine in the above-described general 45 compound, hydrazone compound, triphenylmethane com-
formula (1) has absorption in a wavelength band generally pound formula (1) has absorption in a wavelength band generally pound, carbazole compound, polysilane compound, thio-
200 nm or more and 1100 nm or less. For example, the tin bhene compound, phthalocyanine compound, cyanine com-200 nm or more and 1100 nm or less. For example, the tin phene compound, phthalocyanine compound, cyanine compound, naphthalocyanine in the general formula (3) has an absorp- pound, merocyanine compound, oxonol compound, ind the general formula formula formula (3) has an absorp and the general formula (3) has a position aroun
in the general peak at a position around a position and industrial polyaryleng compound, con-
industrated in FI spectrum in a photoelectric conversion layer containing the densed aromatic carbocyclic compound (naphthalene tin naphthalocyanine shown in the general formula (3). Note derivative, anthracene derivative, phenanthrene deri that measurement of the absorption spectrum as performed tetracene derivative, pyrene derivative, perylene derivative, using a sample where a photoelectric conversion layer (30 fluoranthene derivative), metallic complex ha using a sample where a photoelectric conversion layer (30 fluoranthene derivative), metallic complex having a nitro-
nm thick) was deposited on a quartz substrate.
55 gen-containing heterocyclic compound as a ligand, and s nm thick) was deposited on a quartz substrate. 55 gen-containing heterocyclic compound as a ligand, and so It can be seen from FIG. 3 that a photoelectric conversion forth. Note that donor organic semiconductors are not It can be seen from FIG. 3 that a photoelectric conversion forth. Note that donor organic semiconductors are not layer formed of material including tin naphthalocyanine has restricted to those, and any organic compound can layer formed of material including tin naphthalocyanine has restricted to those, and any organic compound can be used absorption in a near-infrared region. That is to say, selecting as the donor organic semiconductors as l absorption in a near-infrared region. That is to say, selecting as the donor organic semiconductors as long as it has an a material including tin naphthalocyanine as the material for ionization potential smaller than an or ionization potential smaller than an organic compound used
as an n-type (acceptor) compound. The above-described tin

FIG. 4 schematically illustrates an example of the con-
figuration of the photoelectric conversion layer 15. In the acceptor organic semiconductor (compound) and is an acceptor organic semiconductor (compound) and is an organic compound that is primarily represented by electronaccepting electrons. More specifically, the organic n-type

compound. Examples include fullerene, fullerene derivative, the greater electron affinity of two organic materials when principal faces of the photoelectric conversion layer 15 the two organic materials are used in contact. Accordingly, when bias voltage applied there between is ch the two organic materials are used in contact. Accordingly, when bias voltage applied therebetween is changed. In the any organic compound can be used as the acceptor organic present specification, the forward direction an compound as long as it is an electron-accepting organic \overline{s} direction in bias voltage is defined as follows. In a case phenazine, value . tetrazole . performation . tetrazole . in the same of using phenazine . phenanthroline . tetrazole . pyrazole . pyrazole . indicately . in the same way as a case this zole . indicately . organic semicond thiazole, oxazole, indazole, benzimidazole, benzotriazole, corganic semiconductor material, in the same way as a case
henzoxazole , henzothiazole , carbazole , purine , triazolo, contrasting inorganic semiconductor materia benzoxazole, benzothiazole, carbazole, purine, triazolo of using inorganic semiconductor material. In a case where pyridazine, triazolopyrimidine, tetrazaindene, oxadiazole, the photoelectric conversion layer 15 has a bulk imidazopyridine, piridine, pyrrolopyridine, thiadiazolopyri- tion structure, more p-type semiconductor than n-type semidine, dibenzazepine, tribenzazepine, etc.), polyarylene com- 20 conductor appears on one surface of the two principal faces pound, fluorene compound, cyclopentadiene compound, of the bulk heterojunction structure, and more pound, fluorene compound, cyclopentadiene compound, of the bulk heterojunction structure, and more n-type semi-
silyl compound, metallic complex having a nitrogen-con-
conductor than p-type semiconductor appears on the oth taining heterocyclic compound as a ligand, and so forth. Note that acceptor organic semiconductors are not restricted to those, and any organic compound can be used as the 25 acceptor organic semiconductor as long as it has an electron p-type semiconductor than n-type semiconductor appears, is

structure including a p-type semiconductor and an n-type 30 The photocurrent characteristics of the photoelectric consemiconductor, for example. In a case of forming the mixed version layer 15 are schematically characteriz semiconductor, for example. In a case of forming the mixed version layer 15 are schematically characterized by three layer 150*m* as a layer having a bulk heterojunction structure, voltage ranges, which are the first throu layer $150m$ as a layer having a bulk heterojunction structure, voltage ranges, which are the first through third voltage the tin naphthalocyanine in the above-described general ranges illustrated in FIG. 5. The first vol the tin naphthalocyanine in the above-described general ranges illustrated in FIG. 5. The first voltage range is a formula (1) may be used as the p-type semiconductor reverse bias voltage range, and is a voltage range wher material. Fullerene and/or a fullerene derivative, for 35 example, may be used as the n-type semiconductor material. increase in reverse bias voltage. The first voltage range can
It is advantageous for the material making up the p-type be said to be a voltage range where photocur It is advantageous for the material making up the p-type be said to be a voltage range where photocurrent increases semiconductor layer $150p$ to be the same as the p-type along with increase in bias voltage applied betwe semiconductor layer 150p to be the same as the p-type along with increase in bias voltage applied between the semiconductor material included in the mixed layer $150m$. principal faces of the photoelectric conversion laye semiconductor material included in the mixed layer $150m$. principal faces of the photoelectric conversion layer 15. The In the same way, it is advantageous for the material making 40 second voltage range is a forward bia In the same way, it is advantageous for the material making 40 second voltage range is a forward bias voltage range, and is up the n-type semiconductor layer 150*n* to be the same as the a voltage range where the absolu up the n-type semiconductor layer $150n$ to be the same as the a voltage range where the absolute value of output current n-type semiconductor material included in the mixed layer density increases along with increase in n-type semiconductor material included in the mixed layer density increases along with increase in forward bias volt-
150*m*. A bulk heterojunction structure is disclosed in Japa- age. That is to say, the second voltage ra 150m. A bulk heterojunction structure is disclosed in Japa-
nese Patent No. 5553727. The contents of the disclosure in range where forward current increases along with increase in Japanese Patent No. 5553727 are hereby incorporated in the 45 present specification for reference.

Using an appropriate material in accordance with the a voltage range between the first voltage range and the wavelength band regarding which detection is desired second voltage range. wavelength band regarding which detection is desired second voltage range.

enables an imaging device having sensitivity regarding the The first through third voltage ranges are distinguished by desired wavelength band to be realized. The photoelectric 50 the inclination of the photocurrent characteristic graph when conversion layer 15 may include inorganic semiconductor a linear vertical axis and a linear horizon material such as amorphous silicon and the like. The pho-
toreference, the average inclinations of the graph in the
toelectric conversion layer 15 may include a layer made up first voltage range and the second voltage rang toelectric conversion layer 15 may include a layer made up first voltage range and the second voltage range are respec-
of organic material and a layer made up of inorganic tively indicated by a dotted line L1 and dotted l material. An example of applying a bulk heterojunction 55 structure, obtained by codeposition of tin naphthalocyanine and C_{60} , to the photoelectric conversion layer 15, will be described below.

Photocurrent Characteristics in Photoelectric Conversion voltage range where the rate of change of output current Layer

60 density relative to bias voltage is smaller than the rate of

FIG. 5 illustrates typical photocurrent characteristics of change in the first voltage range and the rate of change in the the photoelectric conversion layer 15. The graph with the second voltage range. Alternatively, the thick solid line in FIG. 5 represents exemplary current-
voltage characteristics (I-V characteristics) of the photoelec-
tric conversion layer 15. Note that FIG. 5 also illustrates an 65 age range typically is greater than tric conversion layer 15. Note that FIG. 5 also illustrates an 65 age range typically is greater than -1 V and smaller than $+1$ example of I-V characteristics in a state where there is no V. Changing the bias voltage w

semiconductor (compound) is an organic compound that has FIG. 5 illustrates change in current density between two
the greater electron affinity of two organic materials when principal faces of the photoelectric conversion present specification, the forward direction and reverse compound. Examples include tullerene, tullerene derivative,
condensed aromatic carbocyclic compound (naphthalene
derivative, anthracene derivative, phenanthrene derivative, phenanthrene derivative, phenanthrene derivative, conductor than p-type semiconductor appears on the other surface, as schematically illustrated in FIG. 1 of Japanese Patent No. 5553727 described above. Accordingly, bias voltage where the potential of the principal face where more affinity greater than an organic compound used as a p-type higher than that of the principal face where more n-type (donor) compound.

Semiconductor than p-type semiconductor appears, is (σ) compound.

The mixed layer 150m may be a bulk heterojunction defined as forward bias voltage.

> reverse bias voltage range, and is a voltage range where the absolute value of output current density increases along with range where forward current increases along with increase in
bias voltage applied between the principal faces of the photoelectric conversion layer 15. The third voltage range is

tively indicated by a dotted line L1 and dotted line L2. The rate of change of output current density relative to increase of bias voltage differs among the first voltage range, second voltage range, and third voltage range, as exemplarily illusdescribed below.

Photocurrent Characteristics in Photoelectric Conversion voltage range where the rate of change of output current layer 60 density relative to bias voltage is smaller than the rate of FIG. 5 illustrates typical photocurrent characteristics of change in the first voltage range and the rate of change in the second voltage range. Alternatively, the third voltage range irradiation by light, by the thick dotted line. hardly changes the current density between principal faces

tions of the imaging device according to the embodiment of the present disclosure. FIG. 6 illustrates the timing of the the present disclosure. FIG. 6 illustrates the timing of the voltage V3 is applied from the voltage supply circuit 32 to trailing edge (or leading edge) of a synchronization signal, the opposing electrode 12 such that the change over time of the magnitude of bias voltage applied to between the pixel electrode 11 and opposing electrode 12 the photoelectric conversion layer 15, and the timing of 10 falls within the above-described third voltage range. That is resetting and exposure in each row of the pixel array PA (see to say, in the period from starting of resetting and exposure in each row of the pixel array PA (see to say, in the period from starting of image acquisition to FIG. 1). More specifically, the topmost graph in FIG. 6 starting of the exposure period (time 19), t indicates the timing of the trailing edge (or leading edge) of conversion layer 15 of the photoelectric conversion unit 13 a vertical synchronization signal Vss. The second graph is in a state where bias voltage in the third voltage range is from the top indicates the timing of the trailing edge (or 15 applied. leading edge) of a horizontal synchronization signal Hss. In a state where bias voltage in the third voltage range is
Beneath these graphs are illustrated an example of change applied to the photoelectric conversion layer Beneath these graphs are illustrated an example of change applied to the photoelectric conversion layer 15, any move-
over time of voltage Vb applied from the voltage supply ment of signal charges from the photoelectric co over time of voltage Vb applied from the voltage supply ment of signal charges from the photoelectric conversion circuit 32 to the opposing electrode 12 via the sensitivity layer 15 to the charge accumulation region hardly control line 42. Under the graph of change over time of 20 The reason is estimated to be that in the state where bias voltage Vb is change over time of potential φ of the voltage of the third voltage range is applied opposing electrode 12 with the potential of the pixel elec-
tric conversion layer 15, almost all of the positive and
trode 11 as a reference. The both-sided arrow G3 at the
negative changes generated by irradiation by ligh potential φ graph indicates the above-described third voltage recouple, and vanish before being collected by the pixel
range. The chart further below schematically illustrates the 25 electrode 11. Accordingly, even in range. The chart further below schematically illustrates the 25

and 6. For the sake of brevity, an example of operations in 30 Thus, occurrence of unintended sensitivity (may be referred a case where the number of rows of pixels included in the to as "parasitic sensitivity" in the pres a case where the number of rows of pixels included in the to as " parasitic sensitivity" in the present specification in a pixel array PA is the eight rows of row R0 through row R7. period other than an exposure period is

array PA, and pixel signal readout after resetting, is per- 35 15 to fall within the third voltage range is a findformed. For example, resetting is started of the multiple been first discovered by the present inventors. formed. For example, resetting is started of the multiple been first discovered by the present inventors.
pixels belonging to the RO row, based on the vertical When focusing on a certain row in FIG. 6 (row RO for synchroni angles indicated by dots in FIG. 6 schematically represent lines and rectangles indicated by dots represent non-exposignal readout periods. These readout periods may include a 40 sure periods. Note that the voltage V3 for

In the resetting of pixels belonging to the RO row, the After resetting and reading out of pixel signals for all rows address transistor 26 the gate of which is connected to the in the pixel array PA has ended, the expo address control line 46 is turned ON by control of the 45 potential of the address control line 46 for the row R0, and potential of the address control line 46 for the row R0, and (time t9). The white rectangles in FIG. 6 schematically further, the reset transistor 28 the gate of which is connected represent exposure periods at each row. T further, the reset transistor 28 the gate of which is connected represent exposure periods at each row. The exposure period to the reset control line 48 is turned ON by control of the is started by the voltage supply circu to the reset control line 48 is turned ON by control of the is started by the voltage supply circuit 32 switching the potential of the reset control line 48 for the row R0. voltage to be applied to the opposing electrode 1 Accordingly, the charge accumulation node 41 and reset so voltage line 44 are connected to each other, and reset voltage voltage line 44 are connected to each other, and reset voltage Ve typically is a voltage where the potential difference
Vr is supplied to the charge accumulation region. That is to between the pixel electrode 11 and opposi Vr is supplied to the charge accumulation region. That is to between the pixel electrode 11 and opposing electrode 12 say, the potential of the gate electrode $24g$ of the signal falls within the above-described first v detection transistor 24 and the pixel electrode 11 of the around 10 V). Due to the voltage Ve being applied to the photoelectric conversion unit 13 is reset to the reset voltage 55 opposing electrode 12, signal changes in photoelectric conversion unit 13 is reset to the reset voltage 55 opposing electrode 12, signal changes in the photoelectric Vr. Thereafter, after resetting, pixel signals are read out from conversion layer 15 (holes in th Vr. Thereafter, after resetting, pixel signals are read out from conversion layer 15 (holes in this example) are collected by the unit pixel cells 10 in the row R0 via the vertical signal the pixel electrode 11 and accumul the unit pixel cells 10 in the row R0 via the vertical signal the pixel electrode 11 and accumulated in the charge accumulation
line 47. The pixel signals obtained at this time are pixel mulation region (may be referred to line 47. The pixel signals obtained at this time are pixel mulation region (may be referred to as charge accumulation signals corresponding to the magnitude of the reset voltage node 41). Vr. After reading out of the pixel signals, the reset transistor $\overline{60}$ The voltage supply circuit 32 switches the voltage applied 28 and address transistor 26 are turned off. to the opposing electrode 12 to the voltag

of row R0 through row R7 in accordance with the horizontal embodiment according to the present disclosure, the exposynchronization signal Hss is sequentially executed, as sure period and non-exposure period are switched by schematically illustrated in FIG. 6. Hereinafter, intervals 65 between horizontal synchronization signal Hss pulses, i.e., a between horizontal synchronization signal Hss pulses, i.e., a voltage V3 and voltage Ve. It can be seen from FIG. 6 that period from the time when one row is selected to the time the start (time 19) and end (time 113) of t

of the photoelectric conversion layer 15. The absolute value when the next row is selected, may be referred to as "one H of current density in the third voltage range typically is 100 period". The period from time t0 to ti period". The period from time $t\theta$ to time t1 is equivalent to

 μ mA/cm² or less.

Example of Operations of Imaging Device 100

FIG. 6 is a diagram for describing an example of opera-

FIG. 6 is a diagram for describing an example of opera-

tions of the imaging device according t the opposing electrode 12 such that the potential difference starting of the exposure period (time $t9$), the photoelectric

voltage of the third voltage range is applied to the phototiming of resetting and exposure at each row in the pixel the photoelectric conversion layer 15, accumulation of sig-
natural photoelectric conversion layer 15, accumulation of sig-
natural photoelectric conversion layer a nals charges to the charge accumulation region hardly occurs at all in the state where the bias voltage of the third voltage Hereinafter, an example of operations at the imaging at all in the state where the bias voltage of the third voltage device 100 will be described with reference to FIGS. 1, 2, range is applied to the photoelectric conversi physical array PA is the eight rows of row RO through row R7. period other than an exposure period is suppressed. In this In the acquisition of an image, first, resetting of the charge way, the fact that sensitivity can be In the acquisition of an image, first, resetting of the charge way, the fact that sensitivity can be quickly dropped to 0 by accumulation region of each unit pixel cell 10 in the pixel setting the bias voltage to the photo setting the bias voltage to the photoelectric conversion layer 15 to fall within the third voltage range is a finding that has

reset period for resetting the potential of the charge accu-
mulation region of the unit pixel cell 10 therein.
conversion layer 15 is not restricted to 0 V.

in the pixel array PA has ended, the exposure period is started based on the horizontal synchronization signal Hss voltage to be applied to the opposing electrode 12 to a voltage Ve that is different from the voltage V3. The voltage

In this example, resetting of pixels belonging to the rows whereby the exposure period ends (time t13). Thus, in the the start (time (9)) and end ($time t13$) of the exposure period

example of a global shutter applied to the imaging device Thus, the starting and ending of the exposure period is

to each of the rows in the pixel array PA is started, based on say, functions of a global shutter can be realized by the horizontal synchronization signal Hss. In this example embodiment of the present disclosure without p the horizontal synchronization signal Hss. In this example, embodiment of the present disclosure without providing
readout of signals charges from nivels belonging to the rows transfer transistors and so forth within each

to the row R0 after the exposure period ends, the address FIG. 6, one exposure period is set in common for all pixels
transistor 26 of the row R0 is turned on. Accordingly, pixel within 1 V period, and one image is acquire period are output to the vertical signal line 47. Following signals necessary for forming a final image, that is, one readout of the pixel signals, the reset transistor 28 may be
transformate worth of image can be said to be approximately equal
turned on to reset the pixels. After readout of the pixel
isignals, the address transistor 26 turned off. After readout of the signal changes from the 25 pixels belonging to each of the rows on the pixel array PA, forming one frame worth of image will be referred to as "one the differences between signals from the signal charges and
signals from the signal charges and
signals read out during time t0 to t9 are obtained, thereby
illustrated in FIG. 6, the readout period for signals is equally
y

Since voltage V3 is applied to the opposing electrode 12 α so one frame period can be said to be (1V+8×1 H).
during the non-exposure period, the photoelectric conver-
In the example illustrated in FIG. 6, one exposure sion layer 15 of the photoelectric conversion unit 13 is in a is set in common for all pixels in one frame period. How-
state where bias voltage within the third voltage range is ever, multiple exposure periods may be set state where bias voltage within the third voltage range is ever, multiple exposure periods may be set in common for applied thereto. Accordingly, further accumulation of signal all pixels in one frame period. In other word charges to the charge accumulation region hardly occurs 35 exposure may be performed, with one frame image finally

polarity of the above-described voltage Ve, to the opposing Hereinafter, an image formed based on pixel signals electrode 12, from the perspective of suppressing further obtained by executing multiple exposure will be refe accumulation of signal charges to the charge accumulation as a "multiple-exposure image".

region. However, simply inverting the polarity of the voltage FIG. 7 schematically illustrates an example of an imaging

applied to trode 12 via the photoelectric conversion layer 15. Move-
ment of signal charges to the opposing electrode 12 via the 90. The camera unit 80 and display unit 90 may be two parts photoelectric conversion layer 15 will be observed as black of a single device, or each may be independent and separate spots in the acquired image. That is to say, movement of 50 devices. In the configuration exemplified spots in the acquired image. That is to say, movement of 50 devices. In the configuration exemplified in FIG. 7, the signal charges from the charge accumulation region to the camera unit 80 has an optical system 110, signal charges from the charge accumulation region to the camera unit 80 has an optical system 110, an imaging device opposing electrode 12 via the photoelectric conversion layer 100, a system controller 120, and an ima opposing electrode 12 via the photoelectric conversion layer 15 can become the cause of negative parasitic sensitivity.

In this example, since the voltage applied to the opposing 150 and a display device 160.

electrode 12 is changed to voltage V3 again after the 55 The optical system 110 of the camera unit 80 includes a

exposure period ha layer 15, after accumulation of signal charges to the charge
accumulation region, is in a state where the bias voltage in system 110 has is decided as appropriate in accordance with
the third voltage range is applied. In t voltage in the third voltage range is applied, signal charges 60 already accumulated in the charge accumulation region can be suppressed from moving to the opposing electrode 12 via such as a central processing unit (CPU) or the like, and sends the photoelectric conversion layer 15. In other words, signal out control signals to a lens driving changes accumulated during the exposure period can be held system 110, for example. The system controller 120 in this in the charge accumulation region by application of the bias 65 example also controls the operations of in the charge accumulation region by application of the bias 65 example also controls the operations of the imaging device voltage in the third voltage range to the photoelectric 100 . For example, the system controlle conversion layer 15. That is to say, occurrence of negative of the vertical scan circuit 36. Switching of voltage applied

is held in common among all pixels included in the pixel parasitic sensitivity due to loss of signal charges from the array PA. That is to say, the operations described here are an charge accumulation region can be suppres

100.
Next, readout of signal charges from the pixels belonging 5 12 in the embodiment of the present disclosure. That is to Next, readout of signal charges from the pixels belonging $\frac{5 \text{ } 12 \text{ in the embodiment of the present discharge.}$ That is to each of the rows in the pixel array PA is started based on $\frac{80}{10}$ say, functions of a global shutter can be realized by readout of signals charges from pixels belonging to the rows transfer transfers and so forth within each unit pixel cell
of row B0 through P7 is socuentially performed in increased in the electronic shutter is executed in of row R0 through R7 is sequentially performed in incre-
method of row RO through R7 is sequentially performed in incre-
 $\frac{10}{10}$ the present disclosure by controlling the voltage Vb without ments of rows, from time t15. Hereinafter, a period from the ¹⁰ the present disclosure by controlling the voltage Vb without
time when pixels belonging to a certain row are selected to
the present disclosure by controlli time when pixels belonging to a certain row are selected to
the time when pixels belonging to that row are selected again
may be referred to as "1 V period". A period from time t0 to
time 15 is equivalent to 1 V period in

time of signals), " x " meaning multiplication. The total amount of time needed to acquire pixel signals necessary for

even if light enters the photoelectric conversion layer 15. being formed. The path of an object that has moved during
Accordingly, occurrence of noise due to inclusion of unin-
tended changes is suppressed.
An arrangement An arrangement may be conceived where the exposure multiple exposure. Multiple exposure is useful in analysis of period is ended by applying voltage, which has an inverted 40 moving bodies and analysis of high-speed phenom

> images. The imaging system 100S exemplified in FIG. 7 130. The display unit 90 includes a signal processing circuit

> diaphragm, an image stabilization lens, zoom lens, focusing the functions that are required. The system controller 120 controls the various parts of the camera unit 80 . The system controller 120 typically is a semiconductor integrated circuit

line 42 may be executed based on control by the system in increments of rows (time t01). Accordingly, image data from the voltage supply circuit 32 to the sensitivity control line 42 may be executed based on control by the system controller 120. The system controller 120 may include one corresponding to the exposure period between time t00 and
or more memory devices. The image formation circuit 130 time t01 is acquired. The image data acquired at t is configured to form a multiple-exposure image based on 5 output of the imaging device 100 . The image formation circuit 130 may be a digital signal processor (DSP), field-
programmable gate array (FPGA), or the like, for example. is performed again after readout of the pixel signals. programmable gate array (FPGA), or the like, for example. is performed again after readout of the pixel signals.
The image formation circuit 130 may include memory. The After executing the second reset, the voltage applied controlled by the system controller 120. An example of thereby starting the second exposure period of all pixels in formation of a multiple-exposure image will be described the pixel array PA in common. The second exposure

data output from the image formation circuit 130 typically is t02), whereby image data corresponding to the second RAW data, that is, 12 bit wide, for example. Data output exposure period is acquired. The point of the imag from the image formation circuit 130 may be data com- 20 pressed confirming to the H.264 standard, for example.

receives output from the image formation circuit 130. The output from the image formation circuit 130 may be temoutput from the image formation circuit 130 may be tem-
porarily saved in an external recording medium configured 25 corresponding to the first exposure period. to be detachably connected to the camera unit 80 (e.g., flash Thereafter, the same operations are repeated for a desired memory). That is to say, output from the image formation number of times. This yields multiple sets of image data circuit 130 may be handed to the display unit 90 via the corresponding to the exposure periods. The image fo circuit 130 may be handed to the display unit 90 via the corresponding to the exposure periods. The image formation external recording medium.

external recording medium.

The signal processing circuit 150 performs processing 30 thereby forming a multiple-exposure image.

Such as gamma correction, color interpolation, spatial inter-

polation, auto white valance, processor (ISP), or the like. The display device 160 of the acquisition of multiple sets of image data to form a multiple-
display unit 90 is a liquid crystal display, organic EL 35 exposure image, as illustrated in FIG. 8 signal processing circuit 150. The display unit 90 may be a example illustrated in FIG. 8. Ve1<Ve2 < Ve3 is satisfied personal computer, smartphone, or the like. In a multiple-exposure image, an image of a subject

8 is a diagram for describing an example of forming a
multiple-exposure image can be multiple-exposure image. Exposure is executed multiple
mparted with change in display properties by changing the times in the formation of one frame worth of a multiple-
exposure applied to the photoelectric conversion layer 15
exposure image. First, resetting of pixels belonging to the 45 for each exposure period, as in the example rows of row R0 through row R7 and readout of pixel signals For example, the lightness may be changed among each of in accordance with the vertical synchronization signal Vss is the images of the moving body appearing in th in accordance with the vertical synchronization signal Vss is the images of the moving body appearing in the multiple-
sequentially executed in increments of rows, as illustrated in exposure image. Display attributes chang FIG. 8 (time t00). The voltage supply circuit 32 (see FIG. 1) bias voltage for each exposure period typically are at least applies voltage V3 such that the potential difference between 50 one of lightness and color (hue or

Next, the voltage applied to the opposing electrode 12 is each including one image of a moving body that have been switched to voltage Ve1, thereby starting the exposure extracted in time series from the multiple-exposure period of all pixels in the pixel array PA in common. The 55 FIG. 9 is an example of five exposure periods being included voltage Ve1 is a voltage where the potential difference in one frame period. between the pixel electrode 11 and opposing electrode 12 In a multiple-exposure image obtained by changing the falls within the above-described first voltage range, for bias voltage applied to the photoelectric conversion layer 15 example. Applying the voltage Ve1 to the opposing electrode for each exposure period, as illustrated t 12 causes one of positive and negative charges (signal 60 charges) generated by photoelectric conversion to be accumulated in the charge accumulation region. The exposure images indicating the way in which the moving body has period ends by the voltage supply circuit 32 switching the moved can be constructed from the multiple-exposure

22
vertical synchronization signal Vss is sequentially executed time t01 is acquired. The image data acquired at this time is temporarily saved in memory of the image formation circuit 130 (see FIG. 7), for example. In this example, resetting of

Formation of a multiple-exposure image will be described

later.

The image formation circuit 130 has an output buffer 140

in the configuration exemplified in FIG. 7. The image 15 After the second exposure period has ende exposure period is acquired. The point of the image data acquired at this time being temporarily saved in memory of the image formation circuit 130 for example, and the point The signal processing circuit 150 of the display unit 90 of resetting of the pixels belonging to the rows of row RO ceives output from the image formation circuit 130. The through row R7 being performed again after readout

personal computer, smartphone, or the like. here . In a multiple-exposure image, an image of a subject An example of forming a multiple-exposure image will be 40 that moves during one frame period appears at different An example of forming a multiple-exposure image will be 40 that moves during one frame period appears at different described below with reference to FIGS. 8 through 12. FIG. positions in the image. Each of the images of th imparted with change in display properties by changing the exposure image. Display attributes changed by change in

the pixel electrode 11 and opposing electrode 12 falls within FIG. 9 illustrate together an exemplary multiple-exposure
the above-described third voltage range.
Next, the voltage applied to the opposing electrode 12 is eac

for each exposure period, as illustrated to the left side in FIG. 9, the display attributes are different for each of the images of the moving body. Accordingly, a string of multiple voltage applied to the opposing electrode 12 to voltage V3 image, as illustrated to the right side in FIG. 9. Accordingly, again.

⁶⁵ overlaying multiple sets of image data obtained by changing

Next, readout of pixel si rows of row RO through row R7 in accordance with the exposure image enables information regarding the way in

23
which the moving body has moved during the one frame multiple-exposure image. According to this photography circuit and a program describing processing for forming method, increase in the amount of data can be suppressed as multiple-exposure images. This program may be stored in a case of sending multiple sets of image data corresponding \overline{s} memory of the image formation circuit a case of sending multiple sets of image data corresponding 5 memory of the image formation circuit is each of the exposure periods. Note that change in voltage system controller 120, or the like. to each of the exposure periods . Note that change in voltage sure periods that change in voltage supply circuit 32 during the exposure of Imaging Device supply circuit 32 during the exposure Referencing FIG. 2 again, a gl sure periods may be monotonous increase as illustrated in FIG. 8, monotonous decrease, or random.

An image of an identifier indicating temporal change of 10 ages being applied to the opposing electrode 12 between the position of the moving body may be superimposed on the exposure periods and non-exposure periods, as de the position of the moving body may be superimposed on the exposure periods and non-exposure periods, as described multiple-exposure image, as illustrated in FIGS. 10 and 11. earlier. In a non-exposure period, the voltage In the example illustrated in FIG. 10, an arrow connecting 32 (see FIG. 1) supplies voltage such that the bias voltage the centers of the multiple images of the moving body is applied to the photoelectric conversion layer 15 falls within superimposed as the identifier indicating temporal change of 15 the above-described third voltage range superimposed as the identifier indicating temporal change of 15 the position of the moving body. In the example illustrated the position of the moving body. In the example illustrated electrode 12 via the sensitivity control line 42. On the other
in FIG. 11, numerals are superimposed as the identifier hand, the potential of the pixel electrode in FIG. 11, numerals are superimposed as the identifier hand, the potential of the pixel electrode 11 during a indicating temporal change of the position of the moving non-exposure period is decided by the reset voltage Vr indicating temporal change of the position of the moving non-exposure period is decided by the reset voltage Vr
body. Images of the moving body included in the multiple-
supplied to the charge accumulation region that part exposure image exhibit display properties corresponding to 20 includes the pixel electrode 11 and impurity region 28d. As the exposure periods. Accordingly, analyzing the display described earlier, the reset voltage Vr is attributes of the images of the moving body included in the charge accumulation region via the reset transistor 28 that multiple-exposure image enables identifiers to be provided has the impurity region 28d as its drain re multiple-exposure image enables identifiers to be provided has the impurity region 28d as its drain region (or source after formation of the multiple-exposure image. Text, sym-region). The reset transistor 28 has functions bols, or the like may be used as identifiers instead of 25 between supply and cutoff numerals. Superimposing of the identifier image may be charge accumulation region.

in the example described with reference to FIG. 8. However, 30 region (or drain region) of the reset transistor 28. The reset an arrangement may be made where exposure is performed voltage source 34 and voltage supply circuit 32 may be multiple times, and signal charges accumulated in the charge commonalized. Note however, that it is advantageous multiple times, and signal charges accumulated in the charge commonalized. Note however, that it is advantageous that accumulation region over one entire frame period are read the voltage supply circuit 32 and reset voltag accumulation region over one entire frame period are read the voltage supply circuit 32 and reset voltage source 34 can
independently supply voltages of different magnitudes as

forming a multiple-exposure image. In the example illus-
trated in FIG. 12, first, resetting of pixels belonging to the
rows of row R0 through row R7 and readout of pixel signals
in the topmost graph in FIG. 13 illustrates sequentially executed in increments of rows (time 100). 40 supply circuit 32 to the opposing electrode 12, and the Next, voltage Ve1 is applied to the opposing electrode 12, second graph illustrates change in voltage level Next, voltage Ve1 is applied to the opposing electrode 12, second graph illustrates change in voltage level Vrst at the thereby executing the first exposure. After the first exposure reset control line 48 connected to the thereby executing the first exposure. After the first exposure reset control line 48 connected to the gate of the reset period, no readout of pixel signals of the pixels is performed, transistor 28. The graph third from th period, no readout of pixel signals of the pixels is performed, transistor 28. The graph third from the top illustrates tem-
and voltage Ve2 (Ve2>Ve1 here) is applied to the opposing poral change of potential qfd of the ch electrode 12, thereby executing the second exposure. 45 Accordingly, signal charges corresponding to the second Accordingly, signal charges corresponding to the second to be representing temporal change of the potential of the exposure period are further accumulated in the charge accu-
pixel electrode 11. Temporal change of potenti exposure period are further accumulated in the charge accu-
mulation region, in addition to the signal charges already
opposing electrode 12 with the potential of the pixel elecmulation region, in addition to the signal charges already opposing electrode 12 with the potential of the pixel elec-
accumulated therein. Such accumulation of signal charges is trode 11 as a reference, is illustrated bel executed a predetermined number of times, while changing 50 illustrating the temporal change of potential of d.
the magnitude of voltage applied to the opposing electrode
12 during the exposure periods. The number of expos five times in this example, with a voltage Ve5 that is different typically constant, as illustrated in the graph of voltage Vb from both Ve1 and Ve2 (Ve1<Ve2<Ve5) being applied to the in FIG. 13. When the voltage of the re from both Ve1 and Ve2 (Ve1 < Ve2 < Ve5) being applied to the in FIG. 13. When the voltage of the reset control line 48 opposing electrode 12 in the fifth exposure period. 55 becomes high level in this state, the potential

signals is executed based on the vertical synchronization of the reset voltage Vr via the reset transistor 28. Accordsignal Vss (time t04). That is to say, readout of the total ingly, it would seem that if Vc=Vr is satisfied, which is to say signal charges accumulated over multiple exposure periods that if the same voltage as the voltag from the signal detection circuit 14 is performed once during 60 one frame period. In this way, the image formation circuit one frame period. In this way, the image formation circuit potential difference between the pixel electrode 11 and 130 may form a multiple-exposure image based on conclu-

opposing electrode 12 after resetting would be exp 130 may form a multiple-exposure image based on conclu-
sively acquired pixel signals, instead of compositing mul-
be 0. sively acquired pixel signals, instead of compositing mul-
tiple sets of image data corresponding to each exposure
figure 18 is set to low level and the reset transistor 28 turns off,
The image formation circuit 130 is not

which the moving body has moved during the one frame images. Forming of multiple-exposure images may be real-
period (path, change in speed, etc.) to be included in the ized by a combination of a general-purpose processing

G. 8, monotonous decrease, or random. the embodiment of the present disclosure by different volt-
An image of an identifier indicating temporal change of 10 ages being applied to the opposing electrode 12 between earlier. In a non-exposure period, the voltage supply circuit supplied to the charge accumulation region that partially described earlier, the reset voltage Vr is supplied to the region). The reset transistor 28 has functions of switching between supply and cutoff of the reset voltage Vr to the

executed by the image formation circuit 130. In the configuration exemplarily illustrated in FIG. 2, the Signal charges accumulated in the charge accumulation reset voltage Vr is supplied from the reset voltage source 34 Signal charges accumulated in the charge accumulation reset voltage Vr is supplied from the reset voltage source 34
region are read out in accordance with each exposure period (see FIG. 1) to the impurity region 28s that i (see FIG. 1) to the impurity region $28s$ that is the source t to form a multiple-exposure image. **independently supply voltages of different magnitudes as** FIG. **12** is a diagram for describing another example of 35 described later.

> poral change of potential φ fd of the charge accumulation region. The temporal change of the potential φ fd can be said trode 11 as a reference, is illustrated below the graph illustrating the temporal change of potential φ fd.

signal readout period including a reset period therein is posing electrode 12 in the fifth exposure period. 55 becomes high level in this state, the potential ofd of the After the fifth exposure period has ended, readout of pixel charge accumulation region is reset to Vr by the a

processing circuit dedicated to forming multiple-exposure due to coupling between the charge accumulation region and

the reset transistor 28. In this example, the potential φ fd of the charge accumulation region drops by $\Delta V(\Delta V > 0)$ due to the charge accumulation region drops by $\Delta V(\Delta V > 0)$ due to enables occurrence of parasitic sensitivity due to electrical turning-off of the reset transistor **28**. Accordingly, when the coupling to be suppressed. If the c turning-off of the reset transistor 28. Accordingly, when the coupling to be suppressed. If the correction value used at this voltage Vc applied to the opposing electrode 12 during the time is too great, a great potential voltage Vc applied to the opposing electrode 12 during the time is too great, a great potential difference will occur signal readout period is simply set to be the same as the reset $\frac{5}{2}$ between the pixel electrode 1 signal readout period is simply set to be the same as the reset $\frac{1}{2}$ between the pixel electrode 11 and the opposing electrode voltage Vr, the potential difference between the pixel elec-
12 and there is a possibilit voltage Vr, the potential difference between the pixel elec-
trode 11 and opposing electrode 12 after resetting may be accumulation region flowing to the opposing electrode 12

to the opposing electrode 12 during the signal readout period
may be used as the reset voltage Vr. For example, using a
voltage of the opposing electrode 12 is smaller than the breakdown
voltage where AV is added to the vo voltage where ΔV is added to the voltage Vc applied to the 15 voltage of the photoelectric conversion layer 15. For
opposing electrode 12 as the reset voltage Vr taking into example, in a case where the reset transisto opposing electrode 12 as the reset voltage Vr, taking into example, in a case where the reset transistor 28 is an consideration the voltage drop at the charge accumulation N-channel transistor, it is advantageous that the consideration the voltage drop at the charge accumulation N-channel transistor, it is advantageous that the reset voltage
region due to counling enables the notential difference Vr does not exceed the voltage Vc. The break region due to coupling, enables the potential difference Vr does not exceed the voltage Vc. The breakdown voltage between the pixel electrode 11 and opposing electrode 12 of the photoelectric conversion layer 15 can be def after resetting to be brought nearer to 0, and sensitivity due 20 voltage at which the photoelectric conversion layer 15 loses to electric coupling to be cancelled out. its function due to charges in the charge accumulatio

The specific value of ΔV depends primarily on the char-flowing from the pixel electrode 11 to the opposing electrode acteristics of the reset transistor 28 (typically the parasitic 12 via the photoelectric conversi capacitance between source and gate), and the value can be $\frac{1}{10}$ it is advantageous that the absolute value of the difference known beforehand. For example, ΔV may be measured 25 between the reset voltage Vr and t known beforehand. For example, ΔV may be measured 25 before shipping a product, and the obtained ΔV may be before shipping a product, and the obtained ΔV may be voltage supply circuit 32 applies to the opposing electrode written to memory (e.g., read-only memory (ROM)) con-
12 is smaller than the input voltage to the signal written to memory (e.g., read-only memory (ROM)) con-
nected to the signal detection nected to the system controller 120 (see FIG. 7), for circuit 14 (typically VDD). example. The system controller 120 can correct the magni-

FIG. 15 illustrates a modification of the imaging device tude of the reset voltage Vr supplied from the reset voltage $30\ 100$. In the configuration exemplarily illustrated in FIG. 15, source 34 based on the value of ΔV , by referencing the ΔV the semiconductor substrate the reset voltage source 34 may be adjusted in accordance voltage Vs. The substrate voltage Vs supplied from the with the value of ΔV , so that the output voltage is the desired substrate voltage supply circuit 35 is vo with the value of ΔV , so that the output voltage is the desired substrate voltage supply circuit 35 is voltage that is different voltage. Voltage supplied from the voltage supply circuit 32 $\frac{35}{100}$ S from 0 V. to the opposing electrode 12 may also be corrected, either Setting the reset voltage Vr to a voltage near 0 V enables instead of correcting the reset voltage Vr supplied from the voltage Vc applied from the voltage supply instead of correcting the reset voltage Vr supplied from the the voltage Vc applied from the voltage supply circuit 32 to reset voltage source 34 or along with correction of the reset the opposing electrode 12 to be 0 V, i reset voltage source 34 or along with correction of the reset the opposing electrode 12 to be 0 V, i.e., enables the voltage v. Note however, that correction of the reset voltage opposing electrode 12 to serve as a ground, voltage Vr. Note however, that correction of the reset voltage opposing electrode 12 to serve as a ground, so the circuit
Vr is more advantageous than correction of voltage supplied 40 configuration of the imaging device 1 from the voltage supply circuit 32 to the opposing electrode simplified. However, if the reset voltage Vr is 0 V for 12, with regard to the point that correction can be performed example, the signal detection transistor 24 12, with regard to the point that correction can be performed example, the signal detection transistor 24 will not function for each pixel. Such calibration of reset voltage Vr (and/or as a source-follower, so signal volta voltage supplied to the opposing electrode 12) may be In the configuration exemplified in FIG. 15, substrate executed before shipping of the imaging device 100, or may 45 voltage Vs that is different from 0 V is applied to executed before shipping of the imaging device 100, or may 45 be executed by the user of the imaging device 100.

In a case where the reset transistor 28 is a P-channel is applied to the semiconductor substrate 20 as substrate transistor, the potential of the charge accumulation voltage Vs, thereby shifting the substrate potential. Sh region rises by ΔV due to turning-off of the reset transistor the substrate potential enables both suppression of dark 28, as illustrated in FIG. 14. Accordingly, in a case of using $\frac{50}{20}$ current and linearity at 28, as illustrated in FIG. 14. Accordingly, in a case of using 50 a P-channel transitor for the reset transitor 28, a voltage a P-channel transistor for the reset transistor 28, a voltage realized, even in a case where the reset voltage Vr, and the smaller than the voltage Vc applied to the opposing elec-
voltage Vc applied from the voltage suppl smaller than the voltage Vc applied to the opposing election voltage Vc applied from the voltage supply circuit 32 to the trode 12 in the signal readout period may be used as the reset opposing electrode 12, are 0 V. The

tial φ of the opposing electrode 12, with the potential of the arrangement where the voltage Vc that is applied from the pixel electrode 11 as a reference, is outside of the third voltage supply circuit 32 to the oppo voltage range, in the period before the reset period. The positive voltage enables the same advances as a case where voltage Vb applied from the voltage supply circuit 32 to the the reset voltage Vr and voltage Vc are set to 0 V to be opposing electrode 12 does not need to be a voltage where 60 obtained, while avoiding application of neg opposing electrode 12 does not need to be a voltage where ω obtained, while avoiding application of negative voltage to negative voltage to negative voltage to negative voltage to negative voltage ω . opposing electrode 12 is within the third voltage range As described above, according to the embodiment of the through the entire non-exposure period, as illustrated in present disclosure, controlling the voltage applied to the these examples. The potential d) of the opposing electrode opposing electrode 12 enables accumulation and these examples. The potential d) of the opposing electrode opposing electrode 12 enables accumulation and storage of 12 with the potential of the pixel electrode 11 as a reference 65 charges to the charge accumulation regi may be outside of the third voltage range before resetting the Thus, a global shutter function can be realized with a simpler pixels.

 26
Thus, using a corrected voltage as the reset voltage Vr trode 11 and opposing electrode 12 after resetting may be
outside of the third voltage range. A situation where the
potential difference between the pixel electrode 11 and
opposing electrode 12 after resetting is outside o

configuration of the imaging device 100 can be further

be executed by the user of the imaging device 100. semiconductor substrate 20. For example, a negative voltage In a case where the reset transistor 28 is a P-channel is applied to the semiconductor substrate 20 as substrat voltage Vr.
In the example illustrated in FIGS. 13 and 14, the poten-55 voltage supply circuit 32 and/or reset voltage source 34. An In the example illustrated in FIGS. 13 and 14, the poten-55 voltage supply circuit 32 and/or reset voltage source 34. An tial φ of the opposing electrode 12, with the potential of the arrangement where the voltage Vc t voltage supply circuit 32 to the opposing electrode 12 is

Various other modifications besides the above-described first voltage range and the second voltage range, the examples can be made to the imaging device according to third voltage range being between the first voltage the embodiment of the present disclosure. For example, and global shutter driving and rolling shutter driving may be switched in accordance with the subject. In rolling shutter 5 and the second electrode in the non-exposur Exercise that the substrate with the subject. In forming shutter is
the second electrode in the non-exposure period such
the opposing electrode 12 can be fixed to voltage Ve for
both exposure period and non-exposure period

24, address transistor 26, and reset transistor 28, may be and cutoff of reset voltage $\frac{1}{2}$ accumulation region, and $\frac{1}{2}$ accumulation region, and N-channel MOS, or P-channel MOS. There is no need for all accumulation region, and
of these to ha unifod to M shannel MOS as B shannel MOS. Is a potential difference between the first electrode and the of these to be unified to N-channel MOS or P-channel MOS. 15 a potential difference between the first electrode and the Final referred between the first electrode and the Final referrence between the reset voltage is suppl Bipolar transistors may be used as the signal detection second electrode when the reset voltage is supplied is
transistor 24 and/or address transistor 26 bosides field offert greater than a potential difference between the transistor 24 and/or address transistor 26, besides field-effect
eigenveloped and the second electrode after the reset volt-
transistor

use cameras may be used for support of an operator, for safe transistors.

The imaging device according to the present disclosure is

applicable to image sensors and the like, for example. The 20

imaging device according to claim 2, wherein

imaging device according to the present used in medical cameras, robot cameras, security cameras,
vehicle onboard-
vehicle onboard-
use cameras can be used as input as to a control device for
use cameras can be used as input as to a control device for
 \overline{a} . use cameras can be used as input as to a control device, for $\frac{4}{10}$. The imaging device according to claim 2, wherein the reset transistor is a p-channel field-effect transistor, safe traveling of the vehicle. Alternatively, vehicle onboard-
use cameras may be used for support of an operator, for safe and
traveling of the vehicle.

- unit pixel cells each including a first electrode, a second $\frac{30}{20}$ and columns, and $\frac{1}{20}$ and columns and detection circuits of the unit conversion layer between the first electrode and second pixel cells are ready of the rows. electrode, a charge accumulation region electrically the rows.
 6. The imaging device according to claim 1, wherein
 6. The imaging device according to claim 1, wherein connected to the first electrode, and a signal detection **6.** The imaging device according to claim 1, wherein circuit electrically connected to the charge accumula. $\frac{35}{25}$ the exposure period is one of a plurality of circuit electrically connected to the charge accumula- 35 the exposure periods, and tion region; and
the plurality of the exposure periods are included in one
the plurality of the exposure periods are included in one
- a voltage supply circuit electrically connected to the the plurality of the exposure period. second electrode, the voltage supply circuit supplying frame period.

The imaging device according to claim 6, wherein the erated by photoelectric conversion in the charge accu-
multipudes at mutually different magnitudes and magnitudes are periods. mulation region, the voltage supply circuit supplying a
 8. The imaging device according to claim 6, further
 8. The imaging device according to claim 6, further second voltage that is different from the first voltage to $\frac{8.1 \text{ft}}{\text{comprising}}$ the second electrode in a non-exposure period, wherein
a image forming circuit that acquires a plurality of sets
- the start and end of the exposure period is common to the 45 unit pixel cells,
- characteristic between a bias voltage applied to the and forms a multiple-exposure image in the plurality of sets of image data. photoelectric conversion layer and a current density of ing the plurality of sets of image data.
 9. The imaging device according to claim 6, further a current flowing through the photoelectric conversion $\frac{9}{2}$. The imaging device according to comprising: layer, the photocurrent characteristic including a first

undergo comprising including circuit that acquires a signal from the

undergo comprising including circuit that acquires a signal from the in a forward direction, and a third voltage range where circuit $\frac{c}{\sin\theta}$ is signal. an absolute value of a rate of change of the current density relative to the bias voltage is less than in the

- time of resetting the charge accumulation hode 41 to the 10
time of readout of signals. The contraction of the charge accumulation
region, the reset transistor switching between supply Each of the above-described signal detection transistor and cutoff of reset transistor and cutoff of reset voltage for initializing the charge
	-

-
-
-
-
-
-
- traveling of the vehicle. S. The reset voltage is smaller what is claimed is:

The imaging device according to claim 1, wherein

1. An imaging device comprising:

the unit pixel cells are two-dimensionally arrayed in ro the unit pixel cells are two-dimensionally arrayed in rows
and columns, and
	- electrode facing the first electrode, a photoelectric signals detected by the signal detection circuits of the unit
		-
		-
		-

a first voltage to the second electrode in an exposure
neglectron of the imaging device according to claim 6, wherein the
neglectron of the second that is a period for accumulating charges gap. 40 voltage supply circuit su period that is a period for accumulating charges gen- 40 voltage supply circuit supplies the first voltage to the second
electrode at mutually different magnitudes among the plu-

of image data based on each output from the signal detection circuit at the plurality of exposure periods, the photoelectric conversion layer has a photocurrent detection circuit at the plurality of exposure periods,
and forms a multiple-exposure image by superimpos-

voltage range where an absolute value of the current and image forming circuit that acquires a signal from the voltage range value of the current signal detection circuit, the signal corresponding to density increases as the bias voltage increases in a signal detection circuit, the signal corresponding to $\frac{1}{2}$ signal charges accumulated in the charge accumulation reverse direction, a second voltage range where the signal charges accumulated in the charge accumulation
region in the one frame period, the image forming current density increases as the bias voltage increases 55 region in the one frame period, the image forming
in a forward direction and a third voltage range where circuit forming a multiple-exposure image based on the