

(54) THREE-PHASE THREE-LEVEL INVERTER WITH ACTIVE VOLTAGE BALANCE

- (71) Applicant: **Toshiba International Corporation**, Houston, TX (US)
- (72) Inventors: **Da Jiao**, Houston, TX (US); Yu Liu, Houston, TX (US)
- (73) Assignee: Toshiba International Corporation,
Houston, TX (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. days. U.S.C. 154(b) by 0 days. days.

OTHER PUBLICATIONS
 $\begin{bmatrix} 21 \end{bmatrix}$ Appl. No.: 15/358,590
- (21) Appl. No.: **15/358,590**
(22) Filed: **Nov. 22, 2016**
-
- (2014) : 1720 1732 . @ U . S . Cl . CPC HO2M 7 / 487 (2013 . 01) ; H02M 1 / 32 (51) Int. Cl.
 $H02M$ 7/487 (2007.01)
 $H02M$ 1/32 (2007.01) H02M 1/32
- (2013.01)
- (58) Field of Classification Search CPC H02M 7/003; H02M 7/487537; H02M 7/538; H02M 7/5387; H02M 1/32 See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

(12) **United States Patent** (10) Patent No.: US 9,979,319 B1 Jiao et al. (45) Date of Patent: May 22, 2018 (45) Date of Patent: May 22, 2018

New Modulation Techniques for a Leakage Current Reduction and a Neutral-Point Voltage Balance in Transformerless Photovoltaic Systems Using a Three-Level Inverter June-Seok Lee, Student Member, IEEE, and Kyo-Beum Lee, Senior Member, IEEE.*
Lee, June-Seok, and Kyo-Beum Lee. "New modulation techniques for a leakage current reduction and a neutral point voltage balance in transformerless photovoltaic systems using a three-level inverter." IEEE Transactions on Power Electronics vol. 29, No. 4 (2014): 1720-1732.

* cited by examiner

Primary Examiner — Yemane Mehari (74) Attorney, Agent, or Firm - Baker Botts L.L.P.

(57) ABSTRACT

A system and methods for active voltage balance of capacitors connected to a DC power source and to a three-phase three-level inverter, implemented by a controller comprising a space vector diagram is disclosed.

20 Claims, 35 Drawing Sheets

Fig 7

Fig 8

FIG. 13A Sector 201 - active high P-Type

FIG . 13B Sector 201 - active low P-Type

FIG . 13C Sector 201 - active high N-Type

FIG . 13D Sector 201 - active low N-Type

FIG. 14A Sector 202 - active high P-Type

Sector 202 - active low P-Type

Sector 202 - active low N-Type

FIG . 15B Sector 203 - active low P-Type

Sector 203 - active high N-Type

Sector 203 - active low N-Type

FIG. 16A Section 204 - active high P-Type

FIG . 16B Section 204 - active low P-Type

Section 204 – active high N-Type

Section 204 - active low N-Type

Sector 205 - active high P-Type

FIG . 17B Sector 205 - active low P-Type

FIG. 17C Sector 205 - active high N-Type

FIG . 17D Sector 205 - active low N-Type

Sector 206 - active high P-Type FIG . 18A

Sector 206 - active low P-Type

Sector 206 - active high N-Type FIG . 18C

Sector 206 - active low N-Type FIG . 18D

FIG . 19A Sector 207 - active high P-Type

Sector 207 - active low P-Type

Sector 207 - active high N-Type

Sector 207 - active low N-Type

FIG. 20B
Sector 208 – active low P-Type

Sector 208 - active high N-Type

Sector 208 - active low N-Type

Sector 209 - active high P-Type

FIG . 21B Sector 209 - active low P-Type

Sector 209 - active low N-Type

Sector 210 - active low P-Type

Sector 210 - active low N-Type

FIG . 23A Sector 211 - active high P-Type

Sector 211 - active low P-Type

Sector 211 - active high N-Type

Sector 211 - active low N-Type

Sector 212 - active high P-Type

Sector 212 - active low P-Type

FIG. 24C Sector 212 - active high N-Type

Sector 212 - active low N-Type

FIG . 25A Sector 213 - active high P-Type

FIG . 25B Sector 213 - active low P-Type

Sector 213 - active low N-Type

Sector 214 - active low P-Type

Sector 214 - active high N-Type

Sector 214 - active low N-Type

-

Sector 215 - active high P-Type

Sector 215 - active low P-Type

Sector 215 - active high N-Type

Sector 215 - active low N-Type

Sector 216 - active high P-Type

FIG . 28B Sector 216 - active low P-Type

Sector 216 - active high N-Type

Sector 216 - active low N-Type

Sector 217 - active high P-Type

Sector 217 - active low P-Type

Sector 217 - active low N-Type

Sector 218 - active low P-Type FIG . 30B

Sector 218 - active high N-Type

Sector 218 - active low N-Type

FIG . 31A Sector 219 - active high P-Type

Sector 219 - active low P-Type

Sector 220 - active high P-Type

Sector 220 - active low P-Type

Sector 220 - active high N-Type **FIG. 32C**

Sector 220 - active low N-Type

Sector 221 - active high P-Type

Sector 221 - active low P-Type

Sector 221 - active low N-Type

Sector 222 - active high P-Type

Sector 222 - active low P-Type

Sector 222 - active low N-Type

Sector 223 - active low P-Type

FIG . 35C Sector 223 - active high N-Type

FIG . 35D Sector 223 - active low N-Type

Sector 224 - active low P-Type

FIG . 36C Sector 224 - active high N-Type

Sector 224 - active low N-Type

10

Embodiments described herein relate generally to power conversion, and specifically to a three-phase three-level

direct current (DC) power to alternating current (AC) power.
The size, configuration, and control of an inverter may
depend on its application. For instance, in a large-scale
embodiments of the disclosure, such references depend on its application. For instance, in a large-scale embodiments of the disclosure, such references do not imply
power system with an AC power grid, a three-phase inverter a limitation on the disclosure, and no such power system with an AC power grid, a three-phase inverter a limitation on the disclosure, and no such limitation is to be
is typically used to connect a DC power source, such as one inferred. The subject matter disclosed is typically used to connect a DC power source, such as one inferred. The subject matter disclosed is capable of consideration and equivalents in form and consideration. And equivalents in form and applications, an oftentimes heavy and expensive transformer $_{20}$ function, as will occur to those skilled in the pertinent art and is typically used to isolate the PV panel from the AC power having the benefit of this d is typically used to isolate the PV panel from the AC power having the benefit of this disclosure. The depicted and
source. Removing the transformer may be beneficial in that described embodiments of this disclosure are ex source. Removing the transformer may be beneficial in that described embodiments of this disclosure are examples only, it reduces the size and expense of the power system, but the lack of isolation can cause a common mode to form, which can degrade the current provided by the 25 inverter to the power grid or improperly trigger ground fault protection. Similar leakage currents generated at inverters protection. Similar leakage currents generated at inverters Embodiments described herein relate generally to power
used in other applications can have the same deleterious systems thereof, and specifically to a three-phase effects. Different types of inverters may be used to make this inverter with reduced connection, including, but not limited to, neutral-point- 30 active balance control. clamped (NPC) inverters, flying capacitor inverters, and For purposes of this disclosure, an information handling cascaded H-bridge inverters. Each type of inverter may have system may include any instrumentality or aggreg benefits and drawbacks. For instance, NPC inverters typi-
cally have the fewest number of components and can use
less expensive components with lower voltage ratings. NPC 35 manifest, detect, record, reproduce, handle, or also suffer from leakage current that can further degrade the network storage device, or any other suitable device and output signal. 40 may vary in size, shape, performance, functionality, and

may be understood by referring, in part, to the following 45 description and the accompanying drawings.

diagram for space vector modulation, according to aspects of 50 the present disclosure.

FIGS. 3A-B through 6A-B are diagrams illustrating an example modulation scheme, according to aspects of the example modulation scheme, according to aspects of the more interface units capable of transmitting one or more signals to a controller, actuator, or like device.

adjacent small vector for an adjacent small vector to create media may include any instrumentality or aggregation of a complementary pair of sequences applicable by the con-
instrumentalities that may retain data and/or in a complementary pair of sequences applicable by the con-
troller to balance the common mode voltage, according to a period of time. Computer-readable media may include, for troller to balance the common mode voltage, according to a period of time. Computer-readable media may include, for aspects of the present disclosure. α example, without limitation, storage media such as a direct

three-level inverter system, wherein the controller applies drive), compact disk, CD-ROM, DVD, RAM, ROM, elecknown sequences of switching states according to aspects of trically erasable programmable read-only memory (EEknown sequences of switching states according to aspects of trically erasable programmable read-only memory (EE-
PROM), and/or flash memory; as well as communications

common mode voltage, and leakage current of a three-phase and other electromagnetic and/or optical carriers; and/or any three-level inverter system, wherein the controller applies combination of the foregoing. three-level inverter system, wherein the controller applies

THREE-PHASE THREE-LEVEL INVERTER sequences comprising reduced common mode voltage
WITH ACTIVE VOLTAGE BALANCE switching states, according to aspects of the present discloswitching states, according to aspects of the present disclosure.

FIGS. 12A-C illustrate simulated results of grid current,
5 common mode voltage, and voltages across two capacitors
4 herein relate generally to power of a three-phase three-level inverter system, wherein the conversion, and specifically to a three-phase three-level controller applies active voltage balancing across the two
inverter with active voltage balance.
controller applies active voltage balance.

BACKGROUND
BACKGROUND
BACKGROUND
Power inverters include circuitry that functions to change associated with the 24 sectors illustrated in FIG. 2, accord-
ing to aspects of the present disclosure.

erable modification, alteration, and equivalents in form and

40 may vary in size, shape, performance, functionality, and price . The information handling system may include random BRIEF DESCRIPTION OF THE DRAWINGS access memory (RAM), one or more processing resources such as a central processing unit (CPU) or hardware or Some specific exemplary embodiments of the disclosure software control logic, ROM, and/or other types of nonvola-
ay be understood by referring, in part, to the following 45 tile memory. Additional components of the inform scription and the accompanying drawings.
FIGS. 1A-B illustrate an example power system, accord-
or more network ports for communication with external FIGS. 1A-B illustrate an example power system, accord-
ing to aspects of the present disclosure.
devices as well as various input and output (I/O) devices, FIG. 2 is a diagram illustrating an example space vector such as a keyboard, a mouse, and a video display. The agram for space vector modulation, according to aspects of so information handling system may also include one buses operable to transmit communications between the various hardware components. It may also include one or

FIGS. 7-9 illustrate an example substitution of a non- 55 For the purposes of this disclosure, computer-readable adjacent small vector for an adjacent small vector to create media may include any instrumentality or aggrega pects of the present disclosure. example, without limitation, storage media such as a direct FIGS. 10A-C illustrate simulated results of grid current, 60 access storage device (e.g., a hard disk drive or floppy disk FIGS. 10A-C illustrate simulated results of grid current, 60 access storage device (e.g., a hard disk drive or floppy disk common mode voltage, and leakage current of a three-phase drive), a sequential access storage devic drive), a sequential access storage device (e.g., a tape disk e present disclosure.
FIGS. 11A-C illustrate simulated results of grid current, 65 media such wires, optical fibers, microwaves, radio waves,

this specification. It will of course be appreciated that in the that would be appreciated by one of ordinary skill in the art development of any such actual embodiment, numerous 5 in view of this disclosure. In certain em development of any such actual embodiment, numerous implementation specific decisions are made to achieve the implementation specific decisions are made to achieve the connection 104 may comprise, for instance, a public power
specific implementation goals, which will vary from one grid or a local power grid or system that may rece specific implementation goals, which will vary from one grid or a local power grid or system that may receive power
implementation to another. Moreover, it will be appreciated from the PV panel 112 through the inverter 106 that such a development effort might be complex and AC power to buildings, houses, and the like. The AC power
time-consuming, but would nevertheless be a routine under-10 destination 104 is not limited to power grids, howe time-consuming, but would nevertheless be a routine under-10 destination 104 is not limited to power grids, however, and taking for those of ordinary skill in the art having the benefit may comprise any device or system th taking for those of ordinary skill in the art having the benefit may comprise any device of the present disclosure.

The terms "couple" or "couples" as used herein are
intended to mean either an indirect or a direct connection. comprise respective switching devices $T_{A1} - T_{A4}$, $T_{B1} - T_{B4}$,
Thus, if a first device couples to a secon indirect mechanical or electrical connection via other but not limited to, bipolar junction transistors (BJTs), junc-
devices and connections. Similarly, the term "communica-
tion gate field-effect transistors (JFETs), and devices and connections. Similarly, the term "communica-
tion gate field-effect transistors (JFETs), and metal-oxide-
tively coupled" as used herein is intended to mean either a
semiconductor field-effect transistor (MOSFE tively coupled" as used herein is intended to mean either a semiconductor field-effect transistor (MOSFETs). As direct or an indirect communication connection. Such con- 20 depicted in FIG. 1A, the switching devices T_{a1 direct or an indirect communication connection. Such con- 20 depicted in FIG. 1A, the switching devices T_{A1} - T_{A4} , T_{B1} -
nection may be a wired or wireless connection such as, for T_{B4} , and T_{C1} - T_{C4} of example, Ethernet, local area network (LAN), radio fre-

configuration with respect to the DC terminals $102a$ and

quency, power-line communication (PLC), or other commu-
 $102b$ and the neutral point O. For instance, wi quency, power-line communication (PLC), or other commu-
nication means that would be appreciated by one of ordinary phase 106*a*, the switching devices T_{A1} and T_{A2} are connected nication means that would be appreciated by one of ordinary phase 106*a*, the switching devices T_{A1} and T_{A2} are connected skill in the art in view of this disclosure. Thus, if a first 25 in series between the term skill in the art in view of this disclosure. Thus, if a first 25 in series between the terminals $102a$ and $102b$, and the device communicatively couples to a second device, that switching devices T_{A3} and T_{A4} are connection may be through a direct connection, or through opposite polarity to the neutral point O and a common node
an indirect communication connection via other devices and between the switching devices T_{41} and $T_{$ an indirect communication connection via other devices and between the switching devices T_{A1} and T_{A2} , to which the connections.
lead A is also connected. The switching devices T_{B1} - T_{B2} and

ence to the drawings. Each drawing is a schematic view for arrangements with respect to the neutral point O, the termi-
describing an embodiment of the present disclosure and nals $102a/b$, and the corresponding leads of t describing an embodiment of the present disclosure and nals $102a/b$, and the corresponding leads of the AC connec-
promoting the understanding thereof. The drawings should tion 104 . not be seen as limiting the scope of the disclosure. In each **FIG. 1B** illustrates an alternative configuration, in which drawing, although there are parts differing in shape, dimen- 35 switching devices T_{A3} and T_{A4 drawing, although there are parts differing in shape, dimen- 35 switching devices T_{A3} and T_{A4} are each configured in par-
sion, ratio, and so on from those of an actual apparatus, these allel with a diode and the sion, ratio, and so on from those of an actual apparatus, these allel with a diode and the switching device/diode pairs are parts may be suitably changed in design taking the following arranged in series between, but with

comprising a DC connection 102, a three-phase AC connec-40 connected. As in FIG. 1A, FIG. 1B shows the switching tion 104, and a three-phase three-level inverter 106 that devices $T_{B1} - T_{B4}$ and $T_{C1} - T_{C4}$ of phases includes three phases $106a$, $106b$, and $106c$ of switches for comprise similar arrangements with respect to the neutral coupling the DC connection 102 and the three-phase AC point O, the terminals $102a/b$, and the corr coupling the DC connection 102 and the three-phase AC point O, the terminals $102a/b$, and the corresponding leads connection 104. The DC connection 102 comprises first and of the AC connection 104. The switching device co second DC terminals $102a$ and $102b$ for receiving power 45 rations illustrated in FIGS. 1A and 1B are not intended to from a DC source 110, as well as first and second DC bus limiting, however, as other configurations a capacitors C1 and C2 coupled in series between the termi-
nals $102a/102b$. The capacitors C1 and C2 may be coupled
the controller 160 may comprise an information handling
together at a common node or the neutral point O. voltage across the terminals 102*a* and 102*b* may be referred 50 processor. In certain embodiments, the controller 160 may to as a DC bus voltage, V_{DC} , with the terminal 102*a* comprise microprocessors, microcontrolle comprising a positive terminal and the terminal $102b$ com-
processors (DSP), application specific integrated circuits
prising a negative terminal. The capacitors C1 and C2 may (ASIC), or any other digital or analog circu have substantially the same capacitance and voltage ratings, interpret and/or execute program instructions and/or process
such that the neutral point O is ideally at a voltage half way 55 data. The controller 160 may be c

As depicted, the DC source 110 comprises a PV panel 112 $T_{C_1} - T_{C_4}$. For instance, the controller 160 may output inditiat includes one or more PV cells 112*a* and a frame 112*b*. vidual switching signals to each of th that includes one or more PV cells 112*a* and a frame 112*b*. vidual switching signals to each of the switching devices Although only one PV panel 112 is depicted, the DC source T_{A1} - T_{A4} , T_{B1} - T_{B4} , and T_{C1 110 may comprise a plurality of PV panels or other PV 60 elements than generate DC power. The DC source 110 may elements than generate DC power. The DC source 110 may the embodiment depicted, where the switching devices also comprise any other DC sources that would be appre-
 $T_{A1} - T_{A4}$, $T_{R1} - T_{RA}$, and $T_{C1} - T_{C4}$ comprise t also comprise any other DC sources that would be appre-
ciated by one of ordinary skill in the art in view of this controller 160 may be coupled to the gates of the transistors,

disclosure, including, but not limited to batteries. and the switching signals may comprise voltage signals
The AC connection 104 comprises three input terminals ϵ applied to the gates of the transistors.
A, B, and C t

Illustrative embodiments of the present disclosure are These A, B, and C terminals may be connected, for instance, described in detail herein. In the interest of clarity, not all to a Y-connected three-phase load (not show

switching devices T_{A3} and T_{A4} are connected in parallel with nnections.
Hereinafter, embodiments will be described with refer- 30 T_{C1} - T_{C4} of phases 106b and 106c may comprise similar Hereinafter, embodiments will be described with refer- 30 $T_{C1} - T_{C4}$ of phases 106b and 106c may comprise similar ence to the drawings. Each drawing is a schematic view for arrangements with respect to the neutral poin

descriptions and well-known techniques into account.
In the neutral point O and a common node between the
FIGS. 1A and 1B diagram an example power system 100 switching devices T_{A1} and T_{A2} , to which the lead A is switching devices T_{A1} and T_{A2} , to which the lead A is also connected. As in FIG. 1A, FIG. 1B shows the switching of the AC connection 104. The switching device configurations illustrated in FIGS. 1A and 1B are not intended to be

(ASIC), or any other digital or analog circuitry configured to tween the voltages at the DC terminals 102a and 102b. operation of the switching devices $T_{A1} - T_{A4}$, $T_{B1} - T_{B4}$, and As depicted, the DC source 110 comprises a PV panel 112 $T_{C1} - T_{C4}$. For instance, the controlle T_{A1} - T_{A4} , T_{B1} - T_{B4} , and T_{C1} - T_{C4} to turn the switching devices "on" to conduct current, or "off" to prevent current flow. In

individually in one of three modes or levels. A first mode

may be referred to as "P" and may correspond to a configu-

the inverter 106 using a subset of the possible switching

ration in which the switches of a given phase connect the states. The subset may be determined based, a corresponding lead of the AC connection 104 to the positive on the common mode voltages corresponding to each terminal 102*a* of the DC connection. With respect to the switching state. The voltage potentials at the leads A, B, and phase 106*a*, a P-mode may be established when transistors \overline{s} C may be determined for each of t T_{A2} and T_{A3} are "off" and either transistor T_{A1} alone is "on" when the potentials at the leads $102a/b$ and the common or both transistors T_{A1} and T_{A4} are "on," such that the lead node O are known. The or both transistors T_{A1} and T_{A4} are "on," such that the lead A is connected to the terminal 102*a*. A second mode may be referred to as "0" and may correspond to a configuration in inverter 106 are summarized in the following table: which the switches of a given phase connect the correspond-10 ing lead of the AC connection 104 to the neutral point O. With respect to the phase 106*a*, an O-mode may be established when transistors T_{A3} and T_{A4} are "on" and transistors T_{A1} and T_{A2} are "off," such that the lead A is connected to the neutral point O. A third and may correspond to a configuration in which the switches of a given phase connect the corresponding lead of the AC connection 104 to the negative terminal $102b$ of the DC connection 102. With respect to the phase $106a$, an N-mode may be established when transistors T_{A1} and T_{A4} are "off" 20 F NNO, NON, ONN $-V_{DC}/3$ $+V_{DC}/3$ while either transistor T_{A2} alone is "on" or both transistors T_{A2} \rightarrow Vod² + V_{DC}² + V_{DC}² T_{A2} and T are "on," such that the lead A is connected to the terminal 102*b*.

modes in which the phases $106a-c$ are operating at a given the greatest absolute value of V_{CA} , groups A and G, are time. For instance, one switching state may be referred to as those in which all of the leads A, B, and " PPP" and may correspond to a state of the inverter 106 in which all three phases $106a-c$ are operating in the P-mode which all three phases 106a-c are operating in the P-mode the DC connection. Conversely, group D comprises a zero such that each lead A, B, and C of the AC connection 104 30 V_{CM} and includes a switching state, OOO, in such that each lead A, B, and C of the AC connection 104 30 V_{CM} and includes a switching state, OOO, in which the leads is connected to the terminal 102*a*. Another example switch-A, B, and C are decoupled from the ter ing state may be referred to as "PON" and may correspond to a state of the inverter 106 in which the first phase $106a$ is to a state of the inverter 106 in which the first phase $106a$ is leads A, B, and C is connected to the terminal $102a$, another operating in the P-mode, the second phase $106b$ is operating lead is connected to the termi in the O-mode, and the third phase $106c$ is operating in the 35 lead is connected to the common node O. The remaining N-mode. In all, there may be twenty-seven (3^3) total pos-
sible switching states for the inverter 106. A switching state The first category contains groups B and F and is charac-
may correspond to a combination of the may correspond to a combination of the three modes, P, O, terized by switching states in which two of the leads are or N. Each mode corresponds to one of three output voltage connected to the same terminal $102a/b$ and the levels at the three-phase AC connection 104: $V_{DC}V_{DC}/2$, 40 lead is connected to the common node O. The second and 0.

to a common mode voltage within the inverter 106 and DC nected to the common node O and the third is connected to connection 102. The common mode voltage may depend, in one of the terminals $102a/b$, or two of the leads ar part, on the modes of the phases $106a-c$ within a particular 45 nected to one of the terminals $102a/b$ and the third switching state, and, in particular, on the voltage levels connected to the other one of the terminals established at each of the A, B, and C leads of the AC A preferred subset of switching states used to control the connection. In certain embodiments, the common mode inverter 106 may be determined by selecting the switchin voltages corresponding to each possible switching state of states corresponding to the lowest common mode voltages

the common node O; V_{BO} comprises the voltage potential in the embodiment shown, this may exclude the switching
between the terminal B and the common node O; and V_{CO} states in groups A, B, F, and G, leaving 19 switch the common node O. P-mode corresponds to a voltage V_{CM} values above the threshold, the switching states within potential between a terminal A, B, or C and the common 60 the groups A, B, F, and G comprise the modal arra potential between a terminal A, B, or C and the common 60 the groups A, B, F, and G comprise the modal arrangements node O of $V_{\text{DC}}/2$; O-mode corresponds to a voltage potential described above in which at least two of node O of $V_{DC}/2$; O-mode corresponds to a voltage potential described above in which at least two of the leads of the AC
between a terminal A, B, or C and the common node O of connection 104 are connected to the same ter 0, and N-mode corresponds to a voltage potential between and the remaining lead is not connected to the opposing terminal A, B, or C and the common node O of $-V_{DC}/2$. terminal $102a/b$.

According to aspects of the present disclosure, the con-65 By excluding switching states with higher V_{CM} values, the troller 160 may reduce the common mode voltage, and resulting V_{CM} generated at the inverter 106 ma

5 C may be determined for each of the P, O, and N modes when the potentials at the leads $102a/b$ and the common ing to the twenty-seven total possible switching states of the

minal 102*b*.
The inverter 106 may be characterized by one or more share common mode voltage absolute values, and those The inverter 106 may be characterized by one or more share common mode voltage absolute values, and those switching states that correspond to the combinations of 25 switching states are grouped accordingly. The groups with switching states are grouped accordingly. The groups with those in which all of the leads A, B, and C of the AC connection 104 are connected to the same terminal $102a/b$ of A, B, and C are decoupled from the terminals $102a/b$ of the DC connection 102, and switching states in which one of the Each of the switching states may generate and correspond switching states in which either two of the leads are conto a common mode voltage within the inverter 106 and DC nected to the common node O and the third is connect one of the terminals $102a/b$, or two of the leads are connected to one of the terminals $102a/b$ and the third lead is

the inverter 106 may be determined using the following 50 and excluding the switching states corresponding to the equation:
highest common mode voltages. In certain embodiments, the highest common mode voltages. In certain embodiments, the switching states used within the controller 160 to control the $V_{CM} = (V_{AO} + V_{BO} + V_{CO})/3$
where V_{CM} comprises the common mode voltage, V_{AO} such that any switching states with V_{CM} values higher (or
comprises the voltage potential between the terminal A and 55 lower depending on

troller 160 may reduce the common mode voltage, and resulting V_{CM} generated at the inverter 106 may be reduced thereby reduce common mode leakage current, by operating or suppressed. This may, in turn, lead to a reduct or suppressed. This may, in turn, lead to a reduction in the a function of the magnitude of the common mode voltage, sible within the scope of this disclosure.

such that reducing the magnitude of the common mode

Solved in FIG. 2, each of the twenty-seven total

voltage necessarily voltage necessarily reduces the magnitude of the common 5 mode leakage current. Reducing the common mode leakage mode leakage current. Reducing the common mode leakage corresponding vector in the diagram 200. The switching current may alleviate or limit deleterious effects on the AC states OOO, NNN, and PPP comprise zero vectors posi connection 104 and fault circuitry caused by the leakage tioned at the center of the diagram 200. The switching states

the inverter 106. The AC output depends, in part, on the medium vectors positioned between the large vectors at the combinations of voltage levels established at the output outside of the diagram 200. The switching states terminals of the inverter 106 during each switching state. PPO/OON, OPO/NON, OPP/NOO, OOP/NNO, and POP/
The consistency of the AC output from the inverter 106 may, 15 ONO comprise complementary small vectors arranged
there associated with the terminals $102a/102b$ and common node 200. Because one of each complementary small vector pair O, to which the output terminals are connected to establish is associated with a higher common mode voltage, the the necessary voltage levels. The voltage level at the neutral switching states of groups A, B, F and G in th point O may be particularly vulnerable to fluctuations due to 20 comprising the higher common mode voltages, have been
its dependence on the voltages across the capacitors C1 and stricken through in the diagram 200, indica C2, which are established and maintained by periodically available within the control scheme while the remaining 19 charging and discharging the capacitors C1 and C2. As switching states are available to the controller. described above, the voltage levels across the capacitors C1 and C2 and C2 are ideally the same, such that the voltage level at the 25 identically sized triangles called sectors. Each sector may be and C2 are ideally the same, such that the voltage level at the 25 neutral point O is consistently at a mid-point voltage between the terminals 102*a-b*. In certain instances, how-
exetor. These vectors are considered "adjacent to" the sector.
ever—such as when the capacitors C1 and C2 age or
the arrangement is not intended to be limiting, ho incorrect—the voltage levels across C1 and C2 may become 30 may comprise different numbers and orientations of sectors.
unbalanced. This may result in fluctuations or ripples in the In certain embodiments, the switching st

These fluctuations in the common mode voltages may at FIG. 2 and trigonometrically calculating how to create the least partially cause leakage currents within the inverter 106. 35 reference vector V_{ref} using vectors adj least partially cause leakage currents within the inverter 106. 35 reference vector V_{ref} using vectors adjacent to V_{ref} as would As depicted, the metal frame 112b of the PV panel 112 is be appreciated by one of ordina connected to a ground potential, a grounding configuration this disclosure. Specifically, the trigonometric calculations that may be required by law in certain jurisdictions. In may produce angle and magnitude values chara that may be required by law in certain jurisdictions. In may produce angle and magnitude values characterizing the conjunction with the grounding configuration, the PV panel relationship between the reference vector V_{ref} 112 may further comprise a parasitic capacitance (not 40 adjacent vectors. These angle and magnitude values then shown) between the PV cells $112a$ and the frame $112b$. may be used to determine the dwell time for each of shown) between the PV cells $112a$ and the frame $112b$. Without any isolation between the panel 112 and the AC grid Without any isolation between the panel 112 and the AC grid switching states corresponding with the three adjacent vec-
104, as is the case with a transformerless inverter, the tors. The dwell time is the duration for whic 104, as is the case with a transformerless inverter, the tors. The dwell time is the duration for which a particular high-frequency components of the common mode voltage state is applied by the controller. As depicted, the high-frequency components of the common mode voltage state is applied by the controller. As depicted, the diagram may generate a common mode leakage current through the 45 200 is divided into twenty four triangular sectors parasitic capacitance of the PV panel 112 to the ground, each of which may be associated with a different set of which is common to both the PV panel 112 and the AC grid vectors and corresponding switching signals and wher which is common to both the PV panel 112 and the AC grid 104 . This common mode leakage current is problematic and 104. This common mode leakage current is problematic and traditionally the associated vectors are those adjacent to the may cause distortions in the current of the grid 106, elec-
sector. Although the reference vector $V_{$ may cause distortions in the current of the grid 106, elec-
sector. Although the reference vector V_{ref} is shown within tromagnetic interference, and erroneous triggers in a fault 50 sector 201, the reference vector V_{ref} can take different detection system (not shown) incorporated into the inverter positions within the diagram during each switching period of the inverter 106, as will be described below. Each sector may

disclosure. For instance, FIG. 1 illustrates an example 55 inverter and power system in a particular configuration, but inverter and power system in a particular configuration, but 106 when the reference vector is located within the corre-
other types and configurations of inverters and power sys-
sponding sector. other types and configurations of inverters and power sys-
tems are possible within the scope of this disclosure. Fur-
As depicted, the vectors adjacent to the reference vector
thermore, fewer components or additional com thermore, fewer components or additional components V_{ref} in sector 201 comprise the large vector PNN, medium beyond those illustrated may be included in without depart- 60 vector PON, and the complementary pair of small beyond those illustrated may be included in without depart- 60 vector PON, and the complementary pair of small vectors ing from the scope of the present disclosure. POO/ONN. A typical switching sequence associated with

the inverter 106 using a subset of switching states in a space associated with the PNN and PON switching states and vector modulation algorithm. FIG. 2 illustrates an example complementary switching states POO/ONN. By excl space vector diagram 200 for the space vector modulation 65 algorithm using a subset of switching states, according to algorithm using a subset of switching states, according to voltage associated with the ONN switching state may be aspects of the present disclosure. The diagram 200 may avoided, and the complementary switching state POO,

magnitude of the common mode leakage current. Specifi-
correspond to the inverter 106, but other diagrams that
cally, the magnitude of the common mode leakage current is
correspond to this or other inverter configurations correspond to this or other inverter configurations are pos-

current. PNN, PPN, NPN, NPP, NNP, and PNP comprise large
In operation, the controller 160 may cycle through some 10 vectors positioned at the outside of the diagram. The switch-
or all of the switching states to produce an stricken through in the diagram 200, indicating they are not

> identified by the three vectors pointing to the corners of the diagrams corresponding to different inverter configurations

voltage level at the neutral point O, which can cause sponding switching signals may be determined, at least in harmonic distortions at the AC connection. part, using a reference vector V_{ref} within the diagram 200 in monic distortions at the AC connection. part, using a reference vector V_{ref} within the diagram 200 in
These fluctuations in the common mode voltages may at FIG. 2 and trigonometrically calculating how to create the be appreciated by one of ordinary skill in the art in view of relationship between the reference vector V_{ref} and the three adjacent vectors. These angle and magnitude values then Modifications, additions, or omissions may be made to be associated with a different set of switching signals that FIG. 1 without departing from the scope of the present may be stored in or otherwise generated by the contr may be stored in or otherwise generated by the controller 160 and transmitted to the switching devices of the inverter

g from the scope of the present disclosure. POO/ONN. A typical switching sequence associated with In certain embodiments, the controller 160 may control the sector 201 would therefore include the switching signals complementary switching states POO/ONN. By excluding the ONN switching state, however, the high common mode avoided, and the complementary switching state POO,

likewise be controlled by selecting a sector from the sectors $5201-224$ in which to operate the inverter over a given time 201-224 in which to operate the inverter over a given time during the corresponding dwell time. For example, the first period, or operating in a given sector based on the position switching state of FIG. 3A is ONN. It shou tation may be referred to as active-low if the switching (discussed below). Note that while the width of each switch-
sequence enters a "lower" mode during "active" times, ing interval in the figures is identical, the figu sequence enters a "lower" mode during "active" times, ing interval in the figures is identical, the figures are illus-
where active times occur when the modulation waveform trative and the dwell times of switching states m where active times occur when the modulation waveform trative and the dwell times of switching states may be exceeds an associated duty cycle. As illustrated in FIG. 4B, different in implementation. exceed and the small vectors and the small vectors in Figure . The switching states corresponding to the small vectors B 382 and C 384 are switched from a higher mode O to a not eliminated from FIG. 2 may be primarily r B 382 and C 384 are switched from a higher mode O to a not eliminated from FIG. 2 may be primarily responsible for lower mode N when the modulation waveform 452 exceeds charging, discharging, and maintaining the DC bus cap lower mode N when the modulation waveform 452 exceeds charging, discharging, and maintaining the DC bus capaci-
their associated duty cycles d2 and d3. Conversely, an tors to balance the common mode voltage, because they a their associated duty cycles d2 and d3. Conversely, an tors to balance the common mode voltage, because they are implementation may be referred to as active-high if the associated with the higher voltage states shown in th implementation may be referred to as active-high if the associated with the higher voltage states shown in the table
switching sequence enters a "higher" mode during "active" 20 above. After substitution, a sole short vect times. As illustrated in FIG. 6B, sector 203 may be an of switching states may categorize a sequence of switching "active-high" sector because the phases 380 and 382 are states as P-type or N-type. The set of switching sig " active-high" sector because the phases 380 and 382 are states as P-type or N-type. The set of switching signals may switched from a lower mode O to a higher mode P when the categorized as P-type when the short vector in switched from a lower mode O to a higher mode P when the be categorized as P-type when the short vector in the set modulation waveform 652 exceeds their associated duty contains a P without an offsetting N (e.g., POO, OPO, modulation waveform 652 exceeds their associated duty contains a P without an offsetting N (e.g., POO, OPO, or cycles d1 and d2.

be active-high or active-low. For example, when all three or OON). With respect to inverter 106, for instance, P-type phases in FIG. 13A are active-high, the set of phases may be small vectors (e.g., POO, OPO, OOP) may be phases in 13B are active-low, the phases may be categorized 30 C1 , which is desirable when the voltage over C1 is greater as active-low. On the other hand, many sectors may com-
prise a mix of active-high and active-low phases and may be \qquad ONO, OON) may be responsible for charging the capacitor categorized based on whether more phases are active-high or C1 and discharging the capacitor C2, which is desirable active-low. Specifically, one phase may be active-high while when the voltage over C1 is less than the vol the two remaining phases are active-low, or one phase may 35 FIGS. 3A-B illustrate an example modulation scheme,
be active-low while the others are active-high. For example, according to aspects of the present disclosure. B and C, corresponding to duty cycles d2 and d3, are excluded switching states discussed above, it should be active-high, while phase A, corresponding to duty cycle d1, appreciated that other switching sequences and corres is active-low. In contrast, FIG. 14B depicts a set of phases 40 ing switching signals may be generated with respect to other that may be categorized as active-low because phases B and reference vectors, other diagrams, and that may be categorized as active-low because phases B and reference vectors, other diagrams, and other excluded C are active-low and only phase A is active-high. The switching states. The sequence 300 in FIG. 3A comprises remaining figures may be similarly categorized as active-
high or active-low.
vectors ONN/POO, which correspond to vectors adjacent to

According to aspects of the present disclosure, a control- 45 ler may operate an associated inverter by cycling through a ler may operate an associated inverter by cycling through a FIGS. 3A-B may be produced by the controller 160 as part subset of the sectors over a fundamental period and sending of the switching algorithm or may be a predef subset of the sectors over a fundamental period and sending of the switching algorithm or may be a predefined triangular
the switching signals associated with a given sector to the waveform. The modulation waveform 352 det phases of the inverter while the inverter is operating within frequency at which phase A 380, phase B 382, and phase C a given sector. In certain embodiments, the controller may so 384 may change and therefore determines the switching
switch between active-high and active-low sequences during
the quency. Phase A 380, phase B 382, and phase the fundamental period of the inverter to balance the com-
mon mode voltage using the appropriate sequences of with the duty cycles d1 320, d2 322, and d3 324. As

FIGS. 3A and 3B illustrate examples of the controller 55 high, where a phase changes when the applying a switching signal to the three phases A, B, and C, form exceeds its associated duty cycle. to balance the common mode voltage. The horizontal axis FIG. 3B may be produced by substituting small vector represents time with one switching period spanning the start POO for its complementary pair ONN. The ONN switchin represents time with one switching period spanning the start POO for its complementary pair ONN. The ONN switching of the switching of the switching of the sequence 300 of FIG. 3A have been replaced by period 321, shown in FIG. 3A. A switching interval, or dwell 60 the complementary POO switching state to produce the time, is represented by the space between dashed vertical sequence 302 of FIG. 3B. While the dwell times lines. The switching period may be calculated by taking the example of the sequence 302 are unchanged as compared inverse of the inverter switching frequency. For example, a with the sequence 300 and common mode leakage cu 10 kHz inverter will have a 100 μ s switching period. As depicted, phase A 380 of the sequence 300 corresponds to 65 depicted, phase A 380 of the sequence 300 corresponds to 65 voltage POO switching state for the excluded ONN switch-
the first phase of the inverter, phase B 382 to the second ing state, the sequence 302 increases the s

which produces a lower common mode voltage, may be the inverter. Each individual entry within the rows and substituted in any set of switching signals calculated to columns of sequence 300 may identify the mode (e.g., P, O produce the reference vector V_{reg} or N) in which the corresponding phase is operating during
The common mode voltage of an inverter system may the corresponding time interval. Therefore, a column of likewise be controll of the reference vector V_{ref} . As depicted, the controller may that the dwelling time for a particular switching signal may
implement "active-high" functionality or "active-low" func-
tionality for each phase (see FIGS. given signal may be calculated using the position of V_{ref}

cles dl and d2. 25 OOP), or categorized as N-type when the short vector in the Note that all three phases, depicted in FIGS. $13-36$, may set contains an N without an offsetting P (e.g., NOO, ONO,

depict sequences associated with sector 201 and the specific excluded switching states discussed above, it should be vectors ONN/POO, which correspond to vectors adjacent to sector 201 of FIG. 2. The modulation waveform 352 of waveform. The modulation waveform 352 determines the multipulary mode voltage using the sequences of the controller state during the duty cycles discussed above, sequence 300 is implemented as active-
FIGS. 3A and 3B illustrate examples of the controller 55 high, where a pha

with the sequence 300 and common mode leakage current may be reduced by substituting the lower common mode the first phase of the inverter, phase B 382 to the second ing state, the sequence 302 increases the switching fre-
phase of the inverter, and phase C 384 to the third phase of quency of the inverter. Specifically, the mod quency of the inverter. Specifically, the modes of each phase change only twice in sequence 300, in this case rising from applying the one or more sets of switching signals created a lower phase to a higher phase. In contrast, the modes of the from the one or more sets of switching s

Additionally, after substitution of the POO switching to higher voltage switching states may be eliminated from state, the modulation waveform 352 cannot be used to the set of adjacent vectors, according to the present inv state, the modulation waveform 352 cannot be used to the set of adjacent vectors, according to the present invention-
implement the sequence 302 as was possible with the tion. In certain embodiments, a complementary set of sequence 300. Comparison of the duty cycles d1 320, d2 switching signals may be created by substituting a nonsequence 302 . For instance, sequence 302 shows phase B the first dwell time, even though the modulation waveform 15 set. This embodiment is applicable, but not limited, to has not yet passed duty cycle d2. Similar comparisons may sectors 201, 203, 204, 206, 207, 209, 210, 212, be performed for duty cycle d1 320 and phase A 380, and for 216, and 218 of FIG. 2. A second example of these steps may duty cycle d3 324 and phase C 384. Sequence 302 would, be applied to sector 201, where the adjacent ve duty cycle d3 324 and phase C 384. Sequence 302 would, be applied to sector 201, where the adjacent vectors com-
therefore, require a different and more complex implemen-
prise PON, PNN, and P-type small vector POO after e tation algorithm. Accordingly, this substitution reduces the 20 common mode voltage and has no effect on the dwell times for each switching state, but may produce undesirable con-

voltage switching state reduce leakage current, it may also 25 small vector POO may create a second set comprising help balance the voltage across capacitors C1 and C2 of FIG. vectors PON, PNN, and N-type small vector ONO, help balance the voltage across capacitors C1 and C2 of FIG. vectors PON, PNN, and N-type small vector ONO, which 2. In fact, a P-type switching state may be substituted for an may be used to create a N-type sequences incl 2. In fact, a P-type switching state may be substituted for an may be used to create a N-type sequences including those N-type switching state, or vice versa, in a sequence to shown in FIGS. 13C and 13D. balance the capacitor voltages. For example, the sequence In other embodiments, the set of switching signals created 302 in FIG. 3 may upset the voltage balance between bus 30 from the switching states corresponding to the 302 in FIG. 3 may upset the voltage balance between bus 30 from the switching states corresponding to the vectors capacitors C1 and C2, because it includes a P-type small adjacent to the sector where V_{ref} is located may capacitors C1 and C2, because it includes a P-type small adjacent to the sector where V_{ref} is located may comprise vector, POO, which charges C2 and discharges C1, without two small vectors. In this embodiment, the smal vector, POO, which charges C2 and discharges C1, without two small vectors. In this embodiment, the small vectors an offsetting N-type small vector, which would charge C1 may be of opposing types, where one small vector ma an offsetting N-type small vector, which would charge C1 may be of opposing types, where one small vector may be and discharge C2. In a typical space vector modulation a P-type vector and the other vector may be an N-type diagram, sector 201 may include an N-type small vector, 35 vector. Therefore, to create P-type sequences of switching ONN, to balance the P-type small vector, POO. However, signals, a second, and non-adjacent, P-type vecto ONN, to balance the P-type small vector, POO. However, signals, a second, and non-adjacent, P-type vector may the small vector ONN was excluded from the diagram 200 replace the N-type small vector in the original set, so t the small vector ONN was excluded from the diagram 200 replace the N-type small vector in the original set, so that the in order to reduce common mode voltage at the inverter. To new set comprises only P-type small vectors in order to reduce common mode voltage at the inverter. To new set comprises only P-type small vectors. Similarly, to simultaneously balance capacitors C1 and C2 and reduce the create N-type sequences of switching signals, common mode voltage, a state of the opposite type may be 40

based, at least in part, on a position of a reference vector V_{ref} 45 in the space vector diagram 200 of FIG. 2. Specifically, when the controller 160 and inverter 106 are operating, the higher voltage vectors PPO and ONN. To create P-type reference vector V_{ref} may continuously cycle at the line sequences from a first set of vectors, the N-type reference vector V_{ref} may continuously cycle at the line frequency, typically 50 Hz or 60 Hz, in a counter-clockwise OON in the original set may be replaced by a non-adjacent manner. The sampling frequency of V_{ref} is typically identical 50 P-type small vector, such as OPO, to manner. The sampling frequency of V_{ref} is typically identical 50 P-type small vector, such as OPO, to create a first set to the switching frequency, which may range from 3 kHz to comprising vectors PON, POO, and OPO. Tw 20 kHz. During each switching period, usually at the begin-

T-type sequences are shown in FIGS. 14A and 14B. Simi-

ining of each switching period, the position of V_{ref} may be

larly, N-type sequences may be created fr ning of each switching period, the position of V_{ref} may be larly, N-type sequences may be created from a second set of sampled and V_{ref} will be considered fixed for the remainder vectors, where the second set of vecto of the switching period. Because V_{ref} cycles at the line 55 replacing P-type small vector POO in the original set with a frequency, which is slower than the sampling and switching non-adjacent N-type small vector, such frequency, which is slower than the sampling and switching non-adjacent N-type small vector, such as ONO, to create a frequencies, V_{ref} may remain in a given sector for several second set comprising vectors PON, OON, an frequencies, V_{ref} may remain in a given sector for several switching periods before exiting one sector and entering another. Accordingly, a set of switching signals may be 14D.

identified for each sector. During the switching period, the 60 Like P- and N-type switching states that comprise switch-

controller 160 may provide at least o controller 160 may provide at least one set of switching ing sequences, P-type and N-type sequences are desirable to signals associated with the appropriate sector to the switch-
balance the voltage across the capacitors C

sector in which the reference vector is located, creating one may be desirable when the voltage across C1 is less than the or more sets of switching signals based on that sector, and voltage over C2, because N-type vectors

a lower phase to a higher phase. In contrast, the modes of the from the one or more sets of switching states to balance C1 phase B 382 and the phase C 384 change four times in and C2. A first set of switching signals may b and C2. A first set of switching signals may be created from sequence 302. This doubles the switching frequency and the switching states corresponding to the vectors adjacent to may increase both switching losses and leakage current. $\frac{1}{2}$ s the sector where V_{ref} is located. tion. In certain embodiments, a complementary set of 322, and d3 324 of the inverter to the modulation waveform 10 adjacent small vector of one type in the first set of switching
352 may not produce the required pulse width modulation signals for an adjacent small vector of create a second set. One example would be to replace an adjacent N-type small vector in the set of adjacent vectors 382 falling from the higher O-mode to lower N-mode after with a non-adjacent P-type small vector to create a second the first dwell time, even though the modulation waveform 15 set. This embodiment is applicable, but not l prise PON, PNN, and P-type small vector POO after elimination of higher voltage vector ONN. Because POO is the only small vector in the set comprising the vectors adjacent to sector 201 , the set may be used to create P-type sequences sequences.
Not only does substitution of a lower common mode a non-adjacent N-type small vector, such as ONO, for P-type Not only does substitution of a lower common mode a non-adjacent N-type small vector, such as ONO, for P-type voltage switching state reduce leakage current, it may also 25 small vector POO may create a second set comprisi

create N-type sequences of switching signals, a second, and non-adjacent, N-type vector may replace the P-type vector in used. In this case, an N-type small vector may be used to the original set, so that the new set comprises only N-type offset the P-type small vector, POO. fset the P-type small vector, POO.
The controller 160 may control the inverter 106 by ited, to sectors 202, 205, 208, 211, 214, 217, and 219-224 of The controller 160 may control the inverter 106 by ited, to sectors 202, 205, 208, 211, 214, 217, and 219-224 of providing sets of switching signals to the switching devices FIG. 2. For example, in sector 202, an original FIG. 2. For example, in sector 202, an original set of adjacent vectors may comprise PON, N-type small vector OON, and P-type small vector POO, after elimination of higher voltage vectors PPO and ONN. To create P-type example N-type sequences are shown in FIGS. 14C and

signals associated with the appropriate sector to the switch-
ing devices.

1. A P-type sequence may be desirable when the voltage

Active balance control under the present invention may be

across C1 is greater than the voltage over C2, because N-type vectors charge C1 while

discharging C2. The controller may, therefore, apply P-type N- or P-type small vector may be non-adjacent to the sector and N-type sequences when appropriate to balance the associated with the reference vector.

of FIG. 4A are grouped in the middle of the switching period individual entry within the rows and columns of the in EIG. 4A are grouped in the middle of the switching period individual entry within the rows and columns of in FIG. 4B. By resequencing the switching states, phases A , sequences 700 may identify the mode (e.g., P, O, or N) in B, and C once again change phases only once during the which that corresponding level is operating du B, and C once again change phases only once during the which that corresponding level is operating during the switching period. Furthermore, the phases may be imple-
corresponding time interval. The entries within each col switching period. Furthermore, the phases may be imple-
mented using modulation waveform 452 . Note that the duty 20 of the sequences 300 may identify the switching state of the mented using modulation waveform **452**. Note that the duty 20 of the sequences 300 may identify the switching cycles of FIG. 4B have been inverted as compared with the inverter at the corresponding switching interval. duty cycles of FIG. 4A and the modulation waveform has As can be seen, the sequence 700 comprises three switchbeen translated to enable implementation via the simple ing states within sector 201 in FIG. 2, POO, PON, and PN PWM algorithm. Accordingly, resequencing the sequence of Although this sequence 700 may be used to cause an inverter
switching states enables implementation via a simple modu-25 to generate the modulated output identified switching states enables implementation via a simple modu- 25 to generate the modulated output identified at the top of FIG.

lation waveform and reduces the inverter switching fre-
 $\frac{3}{2}$, which will, in turn, produc quency, while retaining the benefits of a lower common AC connection, the sequence 700 may upset the voltage mode voltage mode voltage as described above.

implementation of the sequence of switching states using space vector diagram 200 in order to reduce common mode triangular modulation waveform 652.

associated with a particular sector. The figures further illustrate that a sequence of switching states may be resequenced 40 opposite type may be selected and the associated switching to enable implementation via a triangular modulation wave-
state used within the second sequence of to enable implementation via a triangular modulation wave-
form, as discussed above, and reduce the inverter switching
FIG. 8 illustrates an example second sequence of switching
frequency. For example, FIG. 13A illustrates frequency. For example, FIG. 13A illustrates a P-type active-
high implementation of the PWM algorithm, in which both voltage depicted in FIG. 2, according to aspects of the POO switching states are applied during the middle of the 45 switching period. In contract, FIG. 13B illustrates a second the PON medium vector and PNN large vector that at least P-type sequence of the switching states applied in FIG. 13A partially define sector 201 in FIG. 2, but i P-type sequence of the switching states applied in FIG. 13A partially define sector 201 in FIG. 2, but includes the small in which one switching state POO is applied at the beginning vector ONO, which is not adjacent to se of the switching period and the second is applied at the end of the switching period. Note also that FIG. 13B illustrates 50 small vector ONO, the sequence 800 may be associated with an active-low implementation of the PWM algorithm. Fur-
and used to charge the opposite DC bus capac an active-low implementation of the PWM algorithm. Further note, FIGS. 13C-D illustrate active-high and active-low sequence 700. Having both the sequence 700 and the implementations, respectively, of an N-type sequence asso-
sequence 800 associated with a single sector may, t ciated with sector 201 of FIG. 2. The controller may allow active control of the voltage balance across the DC bus
implement active-high and active-low implementations to 55 capacitors. Specifically, a controller may monit implement active-high and active-low implementations to 55 capacitors. Specifically, a controller may monitor the volt-
smooth transitions between switching periods and as V_{ref} ages across the DC bus capacitors and swit smooth transitions between switching periods and as V_{ref} ages across the DC bus capacitors and switch transitions between sectors. It should be further appreciated sequence 700 and sequence 800 as necessary. that the specific switching states, resequencing, and modu-
lation waveforms identified in FIGS. 3A-B, 4A-B, 5A-B, states for a given sector may be generated, at least in part, and $6A-B$, and $13A-D$ through $36A-D$ are not intended to be 60 by substituting the switching state associated with the small limiting, as other switching states, orders, and modulation vector outside of the sector for t limiting, as other switching states, orders, and modulation waveforms are possible within the scope of this disclosure. with the small vector that defines the sector. FIG. 9 illus-
An N-type sequence may be created from a P-type sequence trates an example process for generating the An N-type sequence may be created from a P-type sequence trates an example process for generating the second by substituting a P-type small vector with a N-type small sequence of switching states 800 from the first sequenc by substituting a P-type small vector with a N-type small sequence of switching states 800 from the first sequence of vector, and vice versa. The initial P- or N-type small vector 65 switching states 700, according to aspe vector, and vice versa. The initial P- or N-type small vector 65 switching states 700, according to aspects of the present may be adjacent to a sector associated with the reference disclosure. Specifically, FIG. 9 illustra vector in diagram 200 of FIG. 2 and the substitution vector the sequence 800, and an intermediate sequence 900 in

voltages across the capacitors.
In certain embodiments, the switching state sequence may
be altered to reduce the switching frequency effects and 5 voltage denicted in FIG. 2, according to aspects of the be anered to reduce the switching requency enects and be voltage depicted in FIG. 2, according to aspects of the frequence of switching the present disclosure. It should be appreciated, however, that leads in critically th

mode voltage as described above.

FIGS. 5A-B and 6A-B illustrate a second example process of substitution and resequencing. Switching state PPO 30

includes a P-type small vector POO without an offsetting

in FIG. 5A is re

FIGS. 13-36 each illustrate a set of switching states To balance the common mode voltage, a small vector sociated with a particular sector The figures further illus. If from a different sector that represents a switching s voltage depicted in FIG. 2, according to aspects of the present disclosure. As depicted, the sequence 800 comprises vector ONO, which is not adjacent to sector 201, rather than the small vector POO of sector 201. By including the N-type

removed and N-type small vector entries ONO have been
introduced instead.
Introduced instead.
The process for substituting the switching state (e.g., sequence 700,
one half of the POO dwell time in
ONO) associated with th It should be appropriated, however, that other small vectors appropriate with respect to the sequences shown, and the original PON dwell time . that the selection may depend of the configuration of the space vector diagram and the sector to which the sequences 15

correspond.

Substitution of an alternative switching state may impact

dwell times for each switching state applied within the

switching period. The dwell time for each switching state The new sequence and dwell times a switching period. The dwell time for each switching state The new sequence and dwell times are illustrated in may be determined using conventional space vector modu- 20 sequences 700, 800, and 900 of FIGS. 7-9. In sequence may be determined using conventional space vector modu- 20 sequences 700, 800, and 900 of FIGS. 7-9. In sequence 700, lation calculations and vector manipulation. Generally, POO is applied four times, PON is applied twice,

$$
V_{ref} * t_{SP} = \overrightarrow{A} * t_A + \overrightarrow{B} * t_B + \overrightarrow{C} * t_C
$$

and switching signal vectors \vec{A} , \vec{B} , and \vec{C} are applied for applied four times because it is applied for the original PON dwell time, twice in the switching period, and also applied dwell times t_A , t_B , and t_C , respectively. After substituting a dwell time, which in the switching period, and also applied for the undesired vector \vec{D} for the undesired vector \vec{A} to create the second in th new vector D for the undesired vector A to create the second in the period, yielding a total dwell time for PON of four sequence, the formula for calculating the new dwell time $\frac{30}{10}$ times within the switching perio sequence, the formula for calculating the new dwell time 30 times within the switching period. The dwell time for PNN
becomes:
mains unchanged between the sequences 700, 800, and

$$
V_{ref} *_{t_{SP}} = \overrightarrow{D} *_{t_{D}} ' + \overrightarrow{B} *_{t_{B}} ' + \overrightarrow{C} *_{t_{C}} '
$$

defined by a combination of vectors \vec{B} and \vec{C} . Therefore, ⁴⁰ as appropriate to balance the common mode voltage.
dwell time t_D ' may be calculated using the equation above. FIG. 10 indicates application of a k

800, 900 of FIGS. 7-9, the algorithm above yields the following:

$$
V_{ref} *_{t_{SP}} = \overrightarrow{A} *_{t_A} + \overrightarrow{B} *_{t_B} + \overrightarrow{C} *_{t_C} = \overrightarrow{POO} *_{t_A} + \overrightarrow{PON} *_{t_B} +
$$

\n
$$
\overrightarrow{PNN} *_{t_C}
$$

\n
$$
V_{ref} *_{t_{SP}} = \overrightarrow{D} *_{t_D} * \overrightarrow{B} *_{t_B} * \overrightarrow{C} *_{t_C} = \overrightarrow{ONO} *_{t_D} * \overrightarrow{PON} *_{t_B} *
$$

$$
\overrightarrow{POO} \rightarrow \frac{1}{2} (\overrightarrow{PNN}) = \frac{1}{2} (\overrightarrow{PON} + \overrightarrow{ONO})
$$

$$
\overrightarrow{POO} * t_A = \overrightarrow{PON} * \frac{1}{2} t_A + \overrightarrow{ONO} * \frac{1}{2} t_A
$$

$$
t'_B = t_B + \frac{1}{2} t_A
$$

$$
t'_C = t_C
$$

$$
t'_D = \frac{1}{2} t_A
$$

which the P-type small vector POO entries have been The dwell time for the vectors comprising D are: ONO removed and N-type small vector entries ONO have been applied for one half of the POO dwell time in sequence 700,

$$
t'_{PON_800} = t_{PON_700} + \frac{1}{2}t_{POO_700}
$$

dwell times may be calculated using the following formula: is applied twice. The intermediate sequence 900 shows the same vectors used by the sequence 800 in a different order, with ONO applied twice, PON applied four times, and PNN applied twice. According to the equation above, PON is where V_{ref} is the reference vector, t_{SP} is the switching period, 25 applied twice. According to the equation above, PON is
and arrivables signal vectors \vec{X} , \vec{B} and \vec{C} are equaled for remains unchanged between the sequences 700, 800, and $V_{ref} * t_{SP} = D * t_{D} + B * t_{B} + C * t_{C}$

900. Similar calculations may be made for other combina-

900. Similar calculations of switching states, as would be

900. Similar calculations of switching states, as would be

900. Simi where \overline{D} is the vector substituted for \overline{A} and t_D is the dwell
time for which \overline{D} should be applied. Generally, vector \overline{D} as disclosure. It may be noted the sequence **900** may not be
may be defined

When applied to the examples shown in sequences 700 , controlling the common mode voltage using a traditional 0.900 of EIGS 7.9 , the algorithm above vields the space-vector modulation, while FIG. 11 represents simula following to results after substituting lower common mode voltage
45 states for higher common mode voltage states and resestates for higher common mode voltage states and resequencing the switching sequences to reduce the switching device frequency. FIGS. 10A and 11A depict grid currents Ia, Ib, and Ic of the three phases A, B, and C of the inverter, respectively, while FIGS. 10B and 11B illustrate the com-
50 mon mode voltage of the inverter 106. FIGS. 10C and 11C *PNN*t'_C* illustrate the common mode leakage current, I_leakage_rms.
Therefore, \vec{D} may be calculated using standard vector alge-
bra and then solve for t_D'.
bra and then solve for t_D'.
is 800 volts. In contrast substituting lower common mode voltage states for the higher common mode voltage states, the present invention reduces the common mode voltage by approximately one half as compared with known implementations. Further-60 more, the present invention may reduce the common mode
leakage current as shown by comparing FIG. 10C with FIG. 11C. Peak leakage current is approximately 35 mA in FIG. 10C, while after applying the present invention reduces the leakage current to approximately 25 mA, or approximately 70% of the original current shown in FIG. 11C.

FIG. 12 illustrates application of active voltage balancing to the circuit depicted in FIGS. 1A and 1B. FIG. 12A

illustrates the voltages across the capacitors C1 and C2,

2. The system of claim 1, wherein at least one switching

represented by Vdc_p and Vdc_n respectively. The common

state of the inverter is represented by a vecto 12B. FIG. 12C illustrates the simulated current associated **3**. The system of claim 1, wherein with phases A, B, and C of the inverter, represented by Ia, $\frac{1}{2}$ the first mode comprises a "P" mod with phases A, B, and C of the inverter, represented by Ia, 5 the first mode comprises a "P" mode and when one of the Ib, and Ic respectively. The first 150 milliseconds (0.15 s) three phases of switching devices is o From the phases of switching devices is operating in the P
illustrate the system operations without active voltage con-
trol, during which the common mode voltage amplitude is
approximately 133 volts, with voltage ripples compared with the implementation of the traditional space-
vector modulation method. FIG. 12A illustrates the algo-
rithm reduces voltage rinnles across conocitors $C1$ and $C2$ is
inverter to the common node of the DC co rithm reduces voltage ripples across capacitors C1 and C2, $\frac{15}{15}$ inverter to the common node of the DC connection;
represented by Vdc, n and Vdc, n and illustrates the comrepresented by Vdc $_p$ and Vdc $_n$, and illustrates the com-
mon mode voltage amplitude shown in FIG 12B generally the three phases of switching devices is operating in the mon mode voltage amplitude, shown in FIG. 12B, generally the three phases of switching devices is operating in the remains unchanged. Accordingly the present invention may N mode, the corresponding switching devices couple remains unchanged. Accordingly, the present invention may N mode, the corresponding switching devices couple
balance voltage across capacitors C1 and C2 while simul-
the corresponding output terminal of the inverter to the balance voltage across capacitors C1 and C2 while simul-
the corresponding output terminal of the inverter to the inverter to

Therefore, the present disclosure is well adapted to attain 4. The system of claim 2, wherein the subset of switching
the ends and advantages mentioned as well as those that are
inherent therein. The particular embodiments modified and practiced in different but equivalent manners 25 apparent to those skilled in the art having the benefit of the second at least one capacitors.

a teachings herein. Furthermore, no limitations are intended to the second of claim 4, wherein the controller selects

the det the details of construction or design herein shown, other than the first sequence and the second sequence of switching as described in the claims below. It is therefore evident that states to balance the voltage across the as described in the claims below. It is therefore evident that states to balance the voltage across the first at least one and the particular illustrative embodiments disclosed above may 30 the second at least one capacito the particular included above may 30 the second at least one capacitors disclosure. Also, the system of claim 4, wherein the space vector within the scope and spirit of the present disclosure. Also, diagram comprises zero the terms in the claims have their plain, ordinary meaning unless otherwise explicitly and clearly defined by the patentee. The indefinite articles "a" or "an," as used in the 35 in the space vector diagram.

claims, are defined herein to mean one or more than one of 7. The system of claim 6, wherein the first sequence of the element tha

-
-
- a plurality of switching states corresponding to all the reference vector in the space vector diagram.
possible combinations of the first mode, the second 55 10. The system of claim 2, wherein the first and the possible combinations of the first mode, the second 55 10. The system of claim 2, wherein the first and the mode, and the third mode in which the three phases of second sequences of switching states comprise switching
- ing signals corresponding to a subset of switching 60 11. A method, comprising: states from the plurality of switching states based, at coupling a three-phase inve least in part, on the common mode voltages associated with the plurality of switching states, and
- states based on at least one of the voltage across at 65 least one of the first at least one capacitor and the voltage across the second at least one capacitor.

-
-
-

one capacitors, and a second sequence of switching states capable of charging the other of the first at least one and the

diagram comprises zero vectors, small vectors, medium vectors, and large vectors, and the subset of switching states is based, at least in part, on the location of a reference vector

switching states comprises at least one switching state corresponding to a small vector adjacent to the reference What is claimed is: vector .

1. A system, comprising : $\begin{array}{r} \text{vector.} \\ \text{40} \text{B.} \end{array}$ The system of claim 7, wherein the second sequence of

a direct current (DC) connection comprising a DC power switching states comprises at least one switching state
source, a first and a second terminal coupled to the DC corresponding to a small vector not adjacent to the ref source, a first and a second terminal coupled to the DC corresponding to a small vector not adjacent to the reference
power source, a first at least one and a second at least vector; and wherein the second sequence is crea power source, a first at least one and a second at least vector; and wherein the second sequence is created, at least one capacitor connected in series between the first and in part, by replacing the at least one switching one capacitor connected in series between the first and in part, by replacing the at least one switching state corre-
the second terminals, and connected to each other at a 45 sponding to a small vector adjacent to the ref the second terminals, and connected to each other at a 45 sponding to a small vector adjacent to the reference vector
in the first sequence with the at least one switching state common node;
an inverter coupled to the DC connection, the inverter corresponding to a small vector not adiacent to the reference inverter coupled to the DC connection, the inverter corresponding to a small vector not adjacent to the reference including three phases of at least one switching device, vector.

each phase of at least one switching device coupled to 9. The system of claim 6, wherein the controller selects a different output terminal of the inverter, wherein each 50 the first sequence of switching states and the second phase of at least one switching device is individually sequence of switching states based, at least in part sequence of switching states based, at least in part, on at operable in one of a first mode, a second mode, and a least one of a measured voltage across at least one of the first third mode, and wherein the inverter is characterized by at least one capacitor, the second at least on at least one capacitor, the second at least one capacitor, and the reference vector in the space vector diagram.

switching devices can operate simultaneously; and states corresponding to the zero vectors, small vectors, a controller coupled to the switching devices, wherein the medium vectors, and large vectors of the space vector co

- coupling a three-phase inverter to first and second terminals of a DC connection;
- with the plurality of switching states, and connecting a first at least one and a second at least one wherein the controller selects sequences of switching capacitor in series between the first and the second capacitor in series between the first and the second terminals:
	- coupling each phase of the inverter to at least one switching device;

- creating a plurality of switching signals to individually
operate each phase of at least one switching device in
one of a first mode, a second mode, and a third mode;
identifying a plurality of switching states that corres
- phases of switching devices can simultaneously oper ing states corresponding to vectors and vectors and the physical corresponding to vectors and the physical corresponding to the physical corresponding to the physical cor ate, wherein the plurality of switching states corre- 10 spond to the plurality of switching signals;
-
-
- using the first and the second sequences of switching states. $\frac{20}{20}$

second sequences of switching states correspond to state of the inverter associated with a state of th sequences of vectors of a space vector diagram, the space vector diagram comprising zero vectors, small vectors, **18**. The method of claim 16, wherein the first sequence of medium vectors, large vectors, and a reference vector, 25 switching states charges one of a first at least medium vectors, large vectors, and a reference vector, 25 wherein each vector represents at least one switching state of

capable of charging one of the first at least one and the **19**. The method of claim **18**, wherein the space vector second at least one capacitors, wherein the second sequence disoram comprises zero vectors, small vectors m second at least one capacitors, wherein the second sequence
is capable of charging the other of the first at least one and
the second at least one capacitors, wherein one of the first
second large vectors, the first sequen sequence or the second sequence comprises at least one 35 vector adjacent to the sector associated with charging one of
switching state corresponding to a small vector adjacent to
the first at least one capacitor and the s

14. The method of claim 13, wherein the second sequence
of switching states is generated at least in part by substitut-
in the state of claim 19, wherein determining the
in the state of the state corresponding to the ing the at least one switching state corresponding to the 20. The method of claim 19, wherein determining the $\frac{20}{\pi}$ second sequence of switching states comprises substituting small vector not adjacent to the reference vector for the at second sequence of switching states comprises substituting later and second sequence of switching states comprises substituting later and vector not least one switching state corresponding to the small vector 45

15 . The method of claim 13, wherein balancing a voltage the small vector in the first sector and the first at least one capacitor and the of switching states. second at least one capacitor comprises selecting the first

coupling each at least one switching device to a different and the second sequences is based, at least in part, on a output terminal of the inverter;

- to all possible combinations of the first mode, the with a sector in a space vector diagram, wherein the second mode, and the third mode in which the three first sequence of switching states only includes switchsecond mode, and the third mode in which the three first sequence of switching states only includes switch-
phases of switching devices can simultaneously oper-
ing states corresponding to vectors adjacent to the
- spond to the plurality of switching signals;
selecting a second sequence of switching states assoselecting a subset of switching states from the plurality of ciated with the sector, wherein the second sequence of lecting a subset of switching states from the plurality of ciated with the sector, wherein the second sequence of switching states based, at least in part, on the common switching states includes at least one switching sta switching states based, at least in part, on the common switching states includes at least one switching state
corresponding to a vector not adjacent to the sector; and
- creating a first sequence and a second sequence of switch-
is
ing states from the subset of switching states; and
balancing a voltage across at least one of the first at least
one canceler and the second at least
one cance

one capacitor and the second at least one capacitor 17. The method of claim 16, wherein determining the first and the second sequences of switching sequence of switching states associated with a sector in a space vector diagram comprises excluding a vector from the space vector diagram because it corresponds to a switching 12. The method of claim 11, wherein the first and the space vector diagram because it corresponds to a switching
cond sequences of switching states correspond to state of the inverter associated with a high common mode

and a second at least one capacitor connected in series the inverter, and wherein the subset of switching states is between terminals of a direct current (DC) power source to selected using a common mode voltage threshold value of which the inverter is coupled; and the second s selected using a common mode voltage threshold value of which the inverter is coupled; and the second sequence of one sixth of a voltage measured at the DC connection. Switching states charges the other one of the first at e sixth of a voltage measured at the DC connection. switching states charges the other one of the first at least one 13. The method of claim 11, wherein the first sequence is 30 capacitor and the second at least one capaci

sequence or the second sequence comprises at least one
sequence comprises another switching state corresponding to a small
to the reference vector.
to the reference vector.
to the reference vector.

adjacent to the sector for the switching state represented by adjacent to the sector for the switching state represented by the small vector in the first sequence the sector in the first sequence of claim 13, wherein balan