

# (54) PROCESSOR INCLUDING MULTIPLE (56) References Cited DISSIMILAR PROCESSOR CORES THAT IMPLEMENT DIFFERENT PORTIONS OF INSTRUCTION SET ARCHITECTURE

- (71) Applicant: Apple Inc., Cupertino, CA (US)
- (72) Inventors: David J. Williamson, Austin, TX (US);<br>Gerard R. Williams, III, Los Altos, CA (US); James N. Hardage, Jr.,<br>Austin, TX (US); Richard F. Russo, San Jose, CA (US)
- $(73)$  Assignee: Apple Inc., Cupertino, CA (US)
- OTHER PUBLICATIONS ( \* ) Notice : Subject to any disclaimer , the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 217 days.
- 
- 

### (65) **Prior Publication Data**

US 2016/0147290 A1 May 26, 2016

 $(51)$  Int. Cl.



(52) U.S. Cl.<br>CPC ..........  $G06F$  1/3293 (2013.01);  $G06F$  1/3275  $(2013.01);$  G06F 1/3287 (2013.01); G06F 9/5094 (2013.01); Y02B 60/121 (2013.01); Y02B 60/1282 (2013.01)

# (58) Field of Classification Search None

See application file for complete search history.

# (12) United States Patent (10) Patent No.: US 9,958,932 B2<br>Williamson et al. (45) Date of Patent: May 1, 2018

# $(45)$  Date of Patent: May 1, 2018

# U.S. PATENT DOCUMENTS



# FOREIGN PATENT DOCUMENTS



U.S. Appl. No. 14/844,212, filed Sep. 3, 2015, Hardage et al. (Continued)

(21) Appl. No.: 14/548,912 Primary Examiner — Zahid Choudhury

Assistant Examiner — Danny Chan<br>(74) Attorney, Agent, or Firm — Mevertons, Hood, (22) Filed: **Nov. 20, 2014** (74) *Attorney, Agent, or Firm* — Meyertons, Hood, <br>Kivlin, Kowert & Goetzel, P.C.; Lawrence J. Merkel

# ABSTRACT

In an embodiment, an integrated circuit may include one or more processors . Each processor may include multiple pro cessor cores, and each core has a different design/imple-mentation and performance level. For example, a core may be implemented for high performance, and another core may be implemented at a lower maximum performance, but may be optimized for efficiency. Additionally, in some embodiments, some features of the instruction set architecture implemented by the processor may be implemented in only one of the cores that make up the processor . If such a feature is invoked by a code sequence while a different core is active, the processor may swap cores to the core the imple-

(Continued)



ments the feature. Alternatively, an exception may be taken and an exception handler may be executed to identify the feature and activate the corresponding core .

# 2016/0154649 A1 6/2016 Lin 2016/0154649 A1 6/2016 Lin

### ( 56 ) References Cited

### U.S. PATENT DOCUMENTS





### FOREIGN PATENT DOCUMENTS



## OTHER PUBLICATIONS

"Emulating Asymmetric MPSoCs on the Intel SCC Many-core

Processor", Roy Bakker, et al., Feb. 2014, pp. 1-8.<br>
"Benefits of the big. LITTLE Architecutre", Hyun-Duk Cho, et al.,<br>
Feb. 2012, Samsung Electronics, pp. 1-8.<br>
"big.LITTLE Processing", ARM, accessed Jan. 14, 2014, pp. 1-

" Variable SMP—A Multi-Core CPU Architecture for Low Power and High Performance", nvidia, 2011, pp. 1-16.

" A HW/SW Co-designed Heterogeneous Multi-core Virtual Machine for Energy-Efficient General Purpose Computing",

Youfeng Wu, et al., Apr. 2011, pp. 1-10.<br>"Distributed Thermal Management for Embedded Heterogeneous MPSoCs with Dedicated Hardware Accelerators", Yen-Kuan Wu, et al., Oct. 2011, pp. 1-7.

U.S. Appl. No. 14/548,872, filed Nov. 20, 2014, David J. Williamson.<br>International Search Report and Written Opinion in application No.

PCT/US2015/054998 dated Feb. 2, 2016, 14 pages.<br>Office Action, ROC (Taiwan) Patent Application No. 104135132, dated Aug. 24, 2016, 8 pages.<br>Search Report, ROC Taiwan) Patent Application No. 104135132, dated Aug. 24, 2016,

IPRP, Written Opinion, PCT/US2015/054998, dated Jun. 1, 2017, 10 pages.<br>Office Action, U.S. Appl. No. 14/844,212, dated Jun. 2, 2017, 18 pages.

\* cited by examiner



 $Fig. 1$ 



Fig. 2



Fig.  $3$ 

52



 $Fig. 4$ 



Fig.  $5$ 







Fig. 7



Fig. 8







and, more particularly, to multiple processor cores forming a processor.

media processing, etc. Generally, the processors are postate is selected and is mapped to a different core, the designed to operate at multiple operating points (settings of 20 processor may automatically context switch th supply voltage magnitude and clock frequency). Lower state to the newly-selected core and may begin execution on operating points consume less power but also offer limited that core. In an embodiment, the processor may det operating points consume less power but also offer limited that core. In an embodiment, the processor may detect performance compared to higher operating points. For some whether or not the newly-selected core supports the performance compared to higher operating points. For some whether or not the newly-selected core supports the features workloads, the limited performance is sufficient and the in use by the current workload and may take co lower operating points can be used. For other workloads, the 25 action if not supported.<br>higher operating points are needed to provide sufficient<br>BRIEF DESCRIP performance. The performance is the diversity of workloads are BRIEF DESCRIPTION OF THE DRAWINGS In some systems, a wide diversity of workloads are

experienced. Designing a processor that can provide the The following detailed description makes reference to the performance needed by the most demanding workloads 30 accompanying drawings, which are now briefly described.<br>while also supporting the lowest possible operating point FIG. 1 is a block diagram of one embodiment of a<br>that that would provide sufficient performance for many fre-<br>quently-executed workloads has become a challenge. Pro-<br>ressors that operate at high operating points may only mance for a PCore and an ECore as illustrated in FIG. 1 cessors that operate at high operating points may only support a reduction in supply voltage to a certain level 35 one embodiment.<br>
before circuitry ceases to function correctly. Compromises FIG 3 is a flowchart illustrating operation of one embodi-<br>
must be made, and typicall must be made, and typically the lowest operating point is a ment of a processor power management unit to change<br>increased until the design can meet the desired high end processor states.<br>operating point. As the high end op increase, more and more workloads are executable at the 40 ment of the processor power management unit to swap<br>lowest operating point (and many could be executed at even<br>lower operating points). Power is expended unnecessa

In an embodiment, an integrated circuit may include one FIG. 8 is a block diagram of one embodiment of context or more processors. Each processor may include multiple 50 switching hardware for a core swap. processor cores, and each core has a different design/<br>
FIG. 9 is a block diagram of one embodiment of a system<br>
implementation and performance level. For example, a core<br>
on a chip (SOC) including one embodiment of the pr higher minimum voltage at which it operates correctly. FIG. 10 is a block diagram of one embodiment of a Another core may be implemented at a lower maximum 55 system. performance, but may be optimized for efficiency and may While embodiments described in this disclosure may be operate correctly at a lower minimum voltage. Additionally, susceptible to various modifications and alternativ in some embodiments, some features of the instruction set specific embodiments thereof are shown by way of example architecture employed by the processor may be implemented in the drawings and will herein be described in d in only one of the cores that make up the processor (or may 60 be implemented by a subset of the cores that excludes at be implemented by a subset of the cores that excludes at detailed description thereto are not intended to limit the least one core). If such a feature is invoked by a code embodiments to the particular form disclosed, but least one core). If such a feature is invoked by a code embodiments to the particular form disclosed, but on the sequence while a different core is active, the processor may contrary, the intention is to cover all modifica sequence while a different core is active, the processor may contrary, the intention is to cover all modifications, equiva-<br>swap cores to one of the cores the implements the feature. lents and alternatives falling within t Alternatively, an exception may be taken and an exception 65 handler may be executed to identify the feature and activate handler may be executed to identify the feature and activate organizational purposes only and are not meant to be used to the corresponding core.<br>
Iimit the scope of the description. As used throughout this

 $\mathbf{2}$ 

**PROCESSOR INCLUDING MULTIPLE** In some embodiments, limiting certain features to one<br>**DISSIMILAR PROCESSOR CORES THAT** core or, at least, to less than all the cores may provide an area **DISSIMILAR PROCESSOR CORES THAT** core or, at least, to less than all the cores may provide an area<br> **IMPLEMENT DIFFERENT PORTIONS OF** efficient implementation by eliminating duplicative circuitry **IMPLEMENT DIFFERENT PORTIONS OF** efficient implementation by eliminating duplicative circuitry<br> **INSTRUCTION SET ARCHITECTURE** in the cores to process the same instruction types. Features In the cores to process the same instruction types. Features<br>5 that will only likely be used in high performance code for that will only likely be used in high performance code, for BACKGROUND example, may be implemented only in the high performance core since that core is the most likely to execute the high Technical Field<br>Field performance code. Features which are unlikely to be used<br>Field performance code. Features provided for backwards compatibility but Embodiments described herein are related to processors (e.g. features provided for backwards compatibility but<br>d more particularly to multiple processor cores forming  $10$  which are not used by newer code) may be implemen one core and thus may be supported efficiently from an area standpoint.

Description of the Related Art<br>Various processors are included in electronic systems to<br>execute software providing some amount of user function-<br>ality. The processors may include the central processing<br>units (CPUs) in the in use by the current workload and may take corrective

systems that frequently operate on a limited energy source FIG. 6 is a flowchart illustrating operation on another such as a battery. 45 embodiment of an active core during execution of instructions.

SUMMARY FIG. 7 is a block diagram of a computer accessible storage medium.

lents and alternatives falling within the spirit and scope of the appended claims. The headings used herein are for limit the scope of the description. As used throughout this (i.e., meaning having the potential to), rather than the select a PState, etc., or any combination thereof. In addition mandatory sense (i.e., meaning must). Similarly, the words or alternatively, the PState may be affecte mandatory sense (i.e., meaning must). Similarly, the words or alternatively, the PState may be affected by other condi-<br>"include", "including", and "includes" mean including, but tions in the system (thermal limits, batter

contexts, "configured to" is a broad recitation of structure (ISA) employed by the processors 32A-32*n*. Viewed in generally meaning "having circuitry that" performs the task another way, the PCore 40 and the ECore 42 may generally meaning "having circuitry that" performs the task another way, the PCore 40 and the ECore 42 may implement<br>or tasks during operation. As such, the unit/circuit/compo- 10 different microarchitectures. The PCore 40 or tasks during operation. As such, the unit/circuit/compo- 10 different microarchitectures. The PCore 40 may be an nent can be configured to perform the task even when the aggressive design that attempts to maximize perfo unit/circuit/component is not currently on. In general, the with power conservation as a less-emphasized design goal.<br>circuitry that forms the structure corresponding to "config-<br>ured to" may include hardware circuits and/ ured to" may include hardware circuits and/or memory prevent the minimum supply voltage at which the PCore 40 storing program instructions executable to implement the 15 may operate from being as low as may be desired in s storing program instructions executable to implement the 15 may operate from being as low as may be desired in some operation. The memory can include volatile memory such as of the PStates. On the other hand, the ECore 42 static or dynamic random access memory and/or nonvolatile implement a more conservative design, and thus may oper-<br>memory such as optical or magnetic disk storage, flash at correctly at lower minimum voltages than the PCor memory, programmable read-only memories, etc. Similarly, The performance of the ECore 42 may be lower than the various units/circuits/components may be described as per- 20 PCore 40 at a given operating point, and power co various units/circuits/components may be described as per- 20 PCore 40 at a given operating point, and power conservation forming a task or tasks, for convenience in the description. may be a more highly-emphasized goal fo Such descriptions should be interpreted as including the The semiconductor area occupied by the ECore 42 may be phrase "configured to." Reciting a unit/circuit/component less than that of the PCore 40 as well. phrase "configured to." Reciting a unit/circuit/component<br>that is configured to perform one or more tasks is expressly<br>intended not to invoke 35 U.S.C. 8 112(f) interpretation for 25 the PCore 40 may implement a subset of intended not to invoke 35 U.S.C.  $\S$  112(f) interpretation for 25

ment" or " an embodiment." The appearances of the phrases PCore 40 may implement an entirety of the ISA and the " in one embodiment" or " in an embodiment" do not neces-<br>ECore 42 may implement a subset. In another embodime sarily refer to the same embodiment, although embodiments 30 the PCore 40 and the ECore 42 may each implement a<br>that include any combination of the features are generally different subset. The subsets may partially overlap contemplated, unless expressly disclaimed herein. Particular commonly used instructions, such as the integer instructions, features, structures, or characteristics may be combined in may be part of each subset).<br>any suitab

processors  $32A-32n$  and a level 2 (L2) cache 34 are 40 included. The processors  $32A-32n$  are coupled to the L2 embodiment, the operand type may be integer and the sizes cache  $34$ , which is further coupled to communicate with may include 32-bit and 64-bit. Modern code appear cache 34, which is further coupled to communicate with may include 32-bit and 64-bit. Modern code appears to be other elements of a system that includes the cluster 30. In the trending toward 64-bit integer code. On the ot other elements of a system that includes the cluster 30. In the trending toward 64-bit integer code. On the other hand, the illustrated embodiment, the L2 cache 34 includes a proces-<br>hardware to support both 64-bit and 32illustrated embodiment, the L2 cache  $34$  includes a proces-<br>sor power manager  $36$  that includes a PState register  $38$  45 sizes may be area-consuming and may pressure timing, storing a PState for the processors  $32A-32n$ . Each processor which may result in a higher power implementation.<br>32A-32n may have its own independent PState, groups of Accordingly, the ECore 42 may implement 64-bit intege may have a shared PState for the processors  $32A-32n$ , in Other ISA features may similarly be excluded. For example, various embodiments. Processor  $32A$  is shown in more 50 ISAs often include vector instruction sets that detail in FIG. 1 to include at least two processor cores, a performance core (PCore) 40 and an efficient core (ECore) performance core (PCore) 40 and an efficient core (ECore) vector of operands. The vector implementations may be high 42. Other embodiments may include additional cores. Each power and/or area-consuming. A more recent ISA i 42. Other embodiments may include additional cores. Each power and/or area-consuming. A more recent ISA introductor and 42 is coupled to a power supply rail  $(V_P)$  tion is the predicated vector instruction set to facilitat through respective power switches  $44$  and  $46$ . Thus, each  $55$  core  $40$  and  $42$  may be independently powered up or down. core 40 and 42 may be independently powered up or down. the ECore 42. In general, an ISA feature may include an Other processors, such as the processor  $32n$ , may be similar instruction, a set of instructions, an operand Other processors, such as the processor  $32n$ , may be similar instruction, a set of instructions, an operand type or size, a mode, etc.

software executing in the system may assign code to 60 a processor 32A-32*n*. For example, the operating point may execute. For example, the software may be part of an include a supply voltage magnitude for  $V_p$  and a clo execute. For example, the software may be part of an include a supply voltage magnitude for  $V_P$  and a clock operating system (OS) that controls the hardware in the frequency for the clocks in the processor 32A-32n. Other operating system (OS) that controls the hardware in the frequency for the clocks in the processor 32A-32n. Other system. The software may be a thread or task scheduler embodiments may define the operating point in other fa system. The software may be a thread or task scheduler embodiments may define the operating point in other fash-<br>which schedules code to be executed. The OS may also ions, but generally the operating point may indicate the assign a PState to the processors  $32A-32n$ , based on the 65 performance demands of the code being executed. The OS performance demands of the code being executed. The OS embodiment, the PState may be a pair of values that are may track the behavior of the code to determine PStates, directly used as the supply voltage magnitude and the

4

application, the word "may" is used in a permissive sense may statically record information for each thread/task to (i.e., meaning having the potential to), rather than the select a PState, etc., or any combination thereof

not limited to.<br>
Yarious units, circuits, or other components may be<br>
The PCore 40 and the ECore 42 may be different designs,<br>
described as "configured to" perform a task or tasks. In such different implementations of an i

that unit/circuit/component. by the processors 32A-32*n*, where one or more features of This specification includes references to "one embodi-<br>the ISA are not included in the subset. In an embodiment, the<br>permit of the ISA and the set of the subset of the subset of the ISA and the<br>Core 40 may implement an ent

35 excluded from a particular subset in a variety of ways . For DETAILED DESCRIPTION OF EMBODIMENTS the ECore 42, a feature that is both infrequently used and expensive to implement (e.g. in terms of semiconductor FIG. 1 is a block diagram of one embodiment of a substrate area occupied, power consumption, etc.) may be processor cluster 30. In the illustrated embodiment, multiple excluded. For example, in an embodiment, the ISA may excluded. For example, in an embodiment, the ISA may define multiple operand sizes of a given operand type. In an tion is the predicated vector instruction set to facilitate loop vectorization. Such a feature may also be eliminated from

Each processor  $32A - 32n$  may be an entity to which Each possible PState may specify an operating point for ions, but generally the operating point may indicate the performance and power consumption of the processor. In an directly used as the supply voltage magnitude and the clock

PCore 40 and the ECore 42. Each PState that is supported by  $\frac{5}{5}$  has been written in the cache, e.g. responsive to stores in the the processor 32.4 is manned to one of the cores 40 and 42 processor code being execute the processor 32A is mapped to one of the cores 40 and 42. processor code being executed, but that has not been written<br>Each core 40 and 42 may have more than one PState manned to memory yet such that the data in memory i Each core 40 and 42 may have more than one PState mapped to memory yet such that the data in memory is no longer the correct data). In addition to transferring processor context,

changes and/or other system considerations warrant a <sup>10</sup> Particularly, the data may be flushed to the L2 cache 34, but change in the PState, the PState register 38 may be updated may remain stored in the L2 cache 34 tube change in the PState, the PState register 38 may be updated<br>
(e.g. by the OS). If the PState is changed from a current<br>
PState that is mapped to one of the cores 40 and 42 (the<br>
"active core") to a new PState that is mapp automatically, in hardware, transfer the processor context of<br>the processor S2A from the active core to the target core. The<br>transitions within the processor cluster 30.<br>the processor power manager 36 may be configured to<br> changed. The process of transferring the context may 20 system level power manager or directly to a power man-<br>include powering on the target core, resetting and initializing agement unit (PMU) that supplies the voltages t the target core, transferring the processor context, and pow-<br>
The processor power manager 36 may be configured to<br>
ering off the active core (making the target core the active<br>
interact with the clock generation hardware ering off the active core (making the target core the active interact with the clock generation hardware (not shown in core). Execution may continue on the target core (now active FIG. 1) such as a phase lock loop (PLL) or core). Accordingly, switching between cores may be invis- 25 The processor context may generally include any soft-

than two cores. One core may be the most efficient core 30 operating at the lowest PStates, and other cores may be<br>operating at the lowest PStates, and other cores may be<br>operating include processor control registers such as status registers,<br>optimized for other points along the p spectrum until yet another core is the highest performance core of the multiple cores in the processor. Any number of core of the multiple cores in the processor. Any number of for a specific unit. The registers may further include model<br>cores may be used in various embodiments.<br>35 specific registers, whose existence may be architecturall

implement a defined instruction set architecture (ISA). Vari-<br>ous ISAs exist and may be used in various embodiments,<br>The L2 cache 34 may have any capacity and configura-<br>such as the x86 architecture (also known as APX), th architecture, the MIPS architecture, PowerPC (now simply 40 processors), etc. A variety of microarchitectural techniques may sive. be employed by the processor, including the multiple core FIG.  $2$  is a graph illustrating efficiency versus perforapproach described above. Each core may implement vari-<br>ous microarchitectural techniques as well. Generally, the dotted curve corresponds to the ECore 42 and the solid line microarchitecture may refer to the organization of execution 45 units and other circuitry that is used to implement the ISA. units and other circuitry that is used to implement the ISA. vertical axis and performance on the horizontal axis. Effi-<br>Examples may include in-order versus out-of-order execu-<br>ciency may be measured in a variety of ways tion, speculative execution, branch prediction, superscalar, mance/watt). Performance may be measured using various

The processors  $32A-32n$  and/or the processor complex  $30$ may be used as any processors in a system. For example, the higher performance are on the PCore curve, since the PCore processors may be central processing units (CPU) that is optimized for performance, wherein the PStates execute the OS to control other hardware in the system and sponding to lower performance/higher energy conservation schedule application code to be executed. The CPU may 55 are on the ECore curve, which is more efficient a schedule application code to be executed. The CPU may 55 execute the application code as well, etc. The processors may be special purpose processors such as graphics pro-<br>cessing units (GPU) optimized for graphics manipulations,<br>digital signal processors (DSPs) optimized for signal pro-<br>and 3 are mapped to the ECore 42 and the PStates

forming a processor  $32A-32n$  may be powered on during settings may be supported. In such an embodiment, a break execution, except for times when the processor context is over point where the curves intersect in FIG. 2 ma execution, except for times when the processor context is over point where the curves intersect in FIG. 2 may be being transferred. A given processor  $32A-32n$  may be com-65 defined at which a core switch may occur. pletely off (all cores powered down). The processor power<br>FIG. 3 is a flowchart illustrating one embodiment of<br>manager 36 may be configured to control the powering operation of the processor power manager 36 in response to

frequency. In other embodiments, the PState may be a value on/up of the processor cores and powering off/down of the that is used to obtain the supply voltage magnitude and the processor cores using the power switches 44 a

clock frequency (e.g. an index into a table of values). In some embodiments, the cores 40 and/or 42 may imple-<br>As illustrated in FIG. 1, the processor 32A includes the ment data caches that may store modified data (i.e. da As illustrated in FIG. 1, the processor 32A includes the ment data caches that may store modified data (i.e. data that  $\frac{1}{1}$  and the ECore 42. Each PState that is supported by  $\frac{1}{2}$  has been written in the cache, to it . As the code being executed by a processor  $32A-32n$  the modified data may be flushed from the data cache.<br>As the code being executed by a processor  $32A-32n$  the modified data may be flushed to the L2 cache 34, bu

newly-active core's cache with relatively low latency.<br>The processor power manager 36 may be configured to communicate supply voltage magnitude transitions to a system level power manager or directly to a power man-

ible to software. In fact, software may not even be "aware" ware-visible processor state. The state may typically be that there are multiple cores in the processor  $32A-32n$ . that there are multiple cores in the processor  $32A-32n$  stored in registers accessible as operands of various instructually while the example illustrated in FIG. 1 includes two cores ions defined in the ISA. The state ma While the example illustrated in FIG. 1 includes two cores tions defined in the ISA. The state may include architected in the processor 32A, other embodiments may include more registers such as the operand registers of var registers such as the operand registers of various types (integer, floating point, vector, etc.). The registers may also res may be used in various embodiments. 35 specific registers, whose existence may be architecturally Generally, a processor may be any circuitry configured to specified but whose contents may vary from implementation

tion. The  $L2$  cache 34 may be inclusive of caches in the processors 32A-32*n*, exclusive of the caches, or non-inclu-

dotted curve corresponds to the ECore  $42$  and the solid line corresponds to the PCore  $40$ . Efficiency is graphed on the superpipelined, etc. Embodiments may implement microc-<br>oding techniques in addition to various other techniques.<br>The processor  $32A - 32n$  and/or the processor complex 30 along the curves in FIG. 2. PStates that correspond is optimized for performance, wherein the PStates correperformance levels but less performant at higher perfor-

In in various peripheral components, etc.<br>
In an embodiment, at most one of the cores 40 and 42 various cores. In another embodiment, continuous PState In an embodiment, at most one of the cores 40 and 42 various cores. In another embodiment, continuous PState forming a processor  $32A-32n$  may be powered on during settings may be supported. In such an embodiment, a break

operation of the processor power manager 36 in response to

mapped to the active core (decision block 50, no leg), the<br>processor power manager 36 may transition the<br>processor power state manager 36 may consider any infor-<br>mation regarding the workload and the target core to deter-<br> the descriptors may indicate which ISA features are used by 20 be different depending on which cores are the active and<br>the code. The processor power state manager 36 may target cores. The safe PState need not be a PState the code. The processor power state manager 36 may target cores. The safe PState need not be a PState that is determine the features used by the code from the descriptors. selectable in the PState register 38. That is, the determine the features used by the code from the descriptors. selectable in the PState register 38. That is, the combination Alternatively, the processors  $32A-32n$  may track ISA fea-<br>of supply voltage and frequency may n tures that are implemented by fewer than all the cores. The supported combinations that are mapped to the cores. For tracked state may be used to determine if the target core 25 example, the PCore may be capable of running tracked state may be used to determine if the target core 25 example, the PCore may be capable of running at a higher<br>supports the features that are currently in use.<br>Frequency given the supply voltage magnitude in the saf

implemented on the target core (decision block 64, " $no$ " at the higher frequency with the given supply voltage loc) the processor power state manager 26 may not perform magnitude. Thus, a safe PState could include the cur leg), the processor power state manager 36 may not perform magnitude. Thus, a safe PState could include the current<br>the state change In an embediment, the processor power 30 supply voltage magnitude but a lower clock frequ the state change. In an embodiment, the processor power <sup>30</sup> supply voltage magnitude but a lower clock frequency.<br>
state manager **36** may record the lack of state change in a<br>
register or other software-readable location may determine that the state change did not occur. Other<br>in the safe PState may be similar to blocks 54, 56, 58,<br>indications may be used as well (e.g. an interrupt or other<br>signalling mechanism) when the state change is no omitted. Instead, unsupported features may be detected of hardware and software stored on a computer accessible while the code is executed on the target core. If the code  $\mu_0$  storage medium and executed by the processo while the code is executed on the target core. If the code  $40 \times 60$  storage medium and executed by the processors 32A-32*n*, or being executed uses only features that are implemented on completely in software. being executed uses only features that are implemented on completely in software.<br>the target core (decision block 64, "yes" leg), the processor The processor power manager 36 may power up the target<br>power state manager 36

block 50, "yes" leg), the active core may remain active and target core. The target core may be reset after power has execution may continue while the PState is changed. If the stabilized. In some embodiments, the target c execution may continue while the PState is changed. If the stabilized. In some embodiments, the target core may inineas expected the PState is an increase from the current PState (decision tialize after reset is complete. block 54, "yes" leg), the supply voltage magnitude may be if applicable) is complete (decision block 74, "yes" leg), the increased first to support the increased frequency. Thus, the 50 processor power manager 36 may initi increased first to support the increased frequency. Thus, the 50 processor power state manager 36 may request the voltage processor power state manager 36 may request the voltage processor context from the active core to the target core increase (block 56) and wait for the voltage increase to (block 76). In an embodiment, the cores may includ increase (block 56) and wait for the voltage increase to (block 76). In an embodiment, the cores may include circomplete (decision block 58, "yes" leg). The processor cuitry configured to transmit/receive the processor co power state manager 36 may determine that voltage increase In another embodiment, the circuitry may be in the processor<br>is complete by waiting for a specified period of time, or may 55 power manager 36. As mentioned previo receive a communication that indicates when the voltage also be configured to flush the caches during the context increase is complete. In an embodiment, the processor transfer. Once the context transfer is complete (decis increase is complete. In an embodiment, the processor transfer. Once the context transfer is complete (decision power state manager 36 may transmit the voltage increase block 78, "yes" leg), the processor power manager may request to another power manager (e.g. an SOC level power power down the (previously) active core and the target core manager shown in FIG. 9, in one embodiment) or may 60 may become the active core (block 80). The powerin manager shown in FIG. 9, in one embodiment) or may  $60$  transmit the voltage request directly to a PMU that supplies transmit the voltage request directly to a PMU that supplies may be accomplished, e.g. by opening the power switches to the voltage. Once the voltage increase is complete, the the previously active core. The processor powe the voltage. Once the voltage increase is complete, the the previously active core. The processor power manager 36 processor power manager 36 may increase the frequency of may transition the active core to the new PState ( the clock (block 60). On the other hand, if the new PState is Transitioning to the new PState may be similar to blocks 54, a decrease from the current PState, the current supply 65 56, 58, 60, and 62 in FIG. 3.<br>voltage may

8

a new PState written to the PState register 38. While the may update the clock frequency and request the new supply<br>blocks are shown in a particular order for ease of under-<br>standing, other orders may be used. Blocks may b

formed in parallel in combinatorial logic in the processor FIG. 4 is a flowchart illustrating one embodiment of nower manager 36. Blocks, combinations of blocks, and/or  $\frac{1}{2}$  s operation of the processor power manager power manager 36. Blocks, combinations of blocks, and/or 5 operation of the processor power manager 36 to perform a<br>the flowchart as a whole may be ninelined over multiple core swap (block 52 from FIG. 3). While the blocks the flowchart as a whole may be pipelined over multiple core swap (block 52 from FIG. 3). While the blocks are<br>clock evoles. The processor power state manager 36 may be shown in a particular order for ease of understanding clock cycles. The processor power state manager 36 may be shown in a particular order for ease of understanding, other<br>configured to implement the operation shown in FIG 3 orders may be used. Blocks may be performed in par configured to implement the operation shown in FIG. 3.<br>
The active core may be the core  $40/42$  which is currently<br>
executing code. In some embodiments, the active core may<br>
be the only core that is powered on during stea

of supply voltage and frequency may not be one of the supported combinations that are mapped to the cores. For supports the features that are currently in use . frequency given the supply voltage magnitude in the safe<br>If the code being executed uses features that are not PState. However, the ECore may not be capable of running If the code being executed uses features that are not<br>indemneted on the target core (decision block 64 "no" at the higher frequency with the given supply voltage

power state manager 36 may perform a "core swap" to the core (block 72). For example, in the embodiment of FIG. 1, core to which the new PState is mapped (block 52). The processor power manager 36 may close the power If th If the new PState is mapped to the active core (decision 45 switches to the target core, allowing power to flow to the block 50, "yes" leg), the active core may remain active and target core. The target core may be reset a block 78, "yes" leg), the processor power manager may

operation of a given processor  $32A-32n$  (and more particu-

larly the active core 40/42) during code execution. While the medium 200 may store data in a non-transitory manner, blocks are shown in a particular order for ease of under-<br>standing, other orders may be used. Blocks may b formed in parallel in combinatorial logic within the proces-<br>son-transitory storage may be volatile (and may lose the so-<br>son  $32A-32n$ . Blocks, combinations of blocks, and/or the so- stored instructions/data in response sor 32A-32*n*. Blocks, combinations of blocks, and/or the 5 stored instructions/data in response to a power down) or flowchart as a whole may be pipelined over multiple clock non-volatile. flowchart as a whole multiple computer accessible storage medium 200 in FIG. 7

may make use of one or more ISA features. If the ISA 202. The core swap exception handler 202 may include features used for a given instruction are implemented by the 10 instructions which, when executed by a processor  $3$ features used for a given instruction are implemented by the  $10$  instructions which, when executed by a processor  $32A-32n$ , active core (decision block 100, "yes" leg), the instruction implements the operation described may be processed normally (block 102). On the other hand, exception handler (for example, block 108 in FIG. 6 and the if at least one feature is not implemented by the active core blocks of FIG. 4). A carrier medium may in (decision block 100, "no" leg) but another core does imple-<br>ment the feature (decision block 104, "yes" leg), a core swap 15 as wired or wireless transmission. may be performed to the core that does implement the FIG. 8 is a block diagram of one embodiment of the features (block 52). If none of the cores implement the processor 32A in greater detail. In the illustrated embodifeatures (block 52). If none of the cores implement the processor 32A in greater detail. In the illustrated embodi-<br>feature (decision blocks 100 and 104, "no" legs), a "not ment, the PCore 40 and ECore 42 are shown includi implemented" exception may be taken so that software may instances of a context state machine 90 (i.e. 90A and 90B in handle the error (block  $106$ ).

it is processed through the processor pipeline. Various features may be detected at different states. Thus, the flow-<br>core to a context buffer 92 to which the state machines 90 are<br>charts of FIGS. 5 and 6 may be implemented by the 25 coupled. The order of the registers in the s processors  $32A-32n$  in parallel for each instruction in the so that the receiving state machine may simply read the data

 $40/42$ ) during code execution. Similar to the embodiment of 30 FIG. 5, the embodiment of FIG. 6 may determine whether or state machine to write the correct register within the receiv-<br>not the active core implements the ISA features used by the ing core. not the active core implements the ISA features used by the ing core.<br>
code (decision block 100), process the code normally if so The state machine may be implemented in a variety of<br>
(block 102), determine whether or not ments the feature ( decision block 104), and take the not 35 implemented exception if not implemented on any core implemented exception if not implemented on any core processor power manager  $36$  (e.g. transmitting commands to (block  $106$ ). However, in this embodiment, if another core the cores to transfer various registers), etc. A (block  $106$ ). However, in this embodiment, if another core the cores to transfer various registers), etc. Additionally, the does implement the features (decision block  $104$ ), a core state machine  $90$  in the active proc does implement the features ( decision block  $104$ ), a core state machine 90 in the active processor may flush the data swap exception may be taken (block  $108$ ). The core swap cache(s) to the L2 cache 34, as mentioned ab exception may be different from the not implemented excep-40 The context buffer 92 may be a first in, first out buffer tion and other exceptions implemented by the cores  $40/42$ . (FIFO) to capture context state from one core to another. The The core swap exception may cause the processor to execute context buffer  $92$  may provide elastici The core swap exception may cause the processor to execute context buffer 92 may provide elasticity, handle clock a core swap exception handler, which may perform the core domain crossings, etc. In an embodiment, the conte a core swap exception handler, which may perform the core domain crossings, etc. In an embodiment, the context buffer swap 52 mentioned previously. Similarly, the core swap 92 may be part of the processor power manager 36 exception handler may be used at other times that the core 45 swap 52 is performed in some embodiments.

computer accessible storage medium 200. Generally speak - cessor power manager 36 may have access to the register ing, a computer accessible storage medium may include any state in the cores 40 and 42, or may cause instructions to be storage media accessible by a computer during use to  $\frac{1}{2}$  or executed to perform the register rea storage media accessible by a computer during use to  $50$  executed to perform the register reprovide instructions and/or data to the computer. For transmission of the register states. example, a computer accessible storage medium may FIG. 9 is a block diagram of one embodiment of an SOC include storage media such as magnetic or optical media, 10 coupled to a memory 12. As implied by the name, the e.g., disk (fixed or removable), tape, CD-ROM, DVD-ROM, components of the SOC 10 may be integrated onto a single CD-R, CD-RW, DVD-R, DVD-RW, or Blu-Ray. Storage 55 semiconductor substrate as an integrated circuit "chip." I CD-R, CD-RW, DVD-R, DVD-RW, or Blu-Ray. Storage 55 semiconductor substrate as an integrated circuit "chip." In media may further include volatile or non-volatile memory some embodiments, the components may be implemented media such as RAM (e.g. synchronous dynamic RAM on two or more discrete chips in a system. However, the implement (SDRAM), Rambus DRAM (RDRAM), static RAM SOC 10 will be used as an example herein. In the illustrated (SDRAM), Rambus DRAM (RDRAM), static RAM SOC 10 will be used as an example herein. In the illustrated (SRAM), etc.), ROM, or Flash memory. The storage media embodiment, the components of the SOC 10 include a may be physically included within the computer to which 60 central processing unit (CPU) complex 14 (which may be the storage media provides instructions/data. Alternatively, implemented by the processor cluster 30 shown i the storage media may be connected to the computer. For peripheral components 18A-18B (more briefly, "peripher-<br>example, the storage media may be connected to the com-<br>als" 18), a memory controller 22, an SOC power manager example, the storage media may be connected to the com-<br>puter over a network or wireless link, such as network (PMGR) 16, and a communication fabric 27. The compoattached storage. The storage media may be connected 65 through a peripheral interface such as the Universal Serial Bus (USB). Generally, the computer accessible storage

mitting the instructions/data on a signal. For example,

Each instruction in the code may be an ISA feature and/or may store code forming the core swap exception handler blocks of FIG. 4). A carrier medium may include computer accessible storage media as well as transmission media such

mdle the error (block 106).<br>Generally, the operation illustrated in FIG. 5 (and FIG. 6 cores 40 and 42 may differ, but they may logically operate discussed below) may be performed for each instruction as in a similar fashion. Generally, the state machine 90 in the it is processed through the processor pipeline. Various active core may cause register state to be outp code sequence being executed. and write it to the correct registers. In another implementa-<br>FIG. 6 is another embodiment of operation of a given ion, the order may be arbitrary and each register may be FIG. 6 is another embodiment of operation of a given tion, the order may be arbitrary and each register may be processor  $32A-32n$  (and more particularly the active core assigned an identifier which may be written, with t assigned an identifier which may be written, with the register contents, to the context buffer 92 and used by the receiving

fashions: fixed function circuitry (e.g. a finite state machine), microcode executed by the processor, in the

92 may be part of the processor power manager 36 and thus is shown in dotted lines in FIG. 8. The state machines 90 straphene 52 is performed in some embodiments.<br>
FIG. 7 is a block diagram of one embodiment of a 36 in another embodiment. In such embodiments, the pro-

> 10 coupled to a memory 12. As implied by the name, the embodiment, the components of the SOC 10 include a central processing unit (CPU) complex 14 (which may be (PMGR) 16, and a communication fabric  $27$ . The components 14, 16, 18A-18B, and  $22$  may all be coupled to the communication fabric 27. The memory controller 22 may be coupled to the memory  $12$  during use.

components of the SOC 10 and for accessing the memory 12 supplied to the logic circuitry (e.g.  $V_p$  or  $V_{s,0c}$ ), which may to complete the memory operations. The memory controller have a lower voltage magnitude than that required to ensure  $22 \text{ may be configured to access any type of memory } 12$ . For  $\cdot$  robust memory operation. The SOC PMGR 16 may be under 22 may be configured to access any type of memory 12. For 5 example, the memory 12 may be static random access example, the memory 12 may be static random access direct software control (e.g. software may directly request memory (SRAM), dynamic RAM (DRAM) such as syn-<br>the power up and/or power down of components) and/or memory (SRAM), dynamic RAM (DRAM) such as syn-<br>
the power up and/or power down of components) and/or<br>
chronous DRAM (SDRAM) including double data rate may be configured to monitor the SOC 10 and determine mobile versions of the DDR DRAM may be supported (e.g. 10 down. For the CPU complex 14, the voltage requests for  $V_P$  LPDDR, mDDR, etc.). The memory controller 22 may may be provided to the SOC PMGR 16, which may com-LPDDR, mDDR, etc.). The memory controller 22 may may be provided to the SOC PMGR 16, which may com-<br>include queues for memory operations, for ordering (and municate the requests to the PMU to effect the change in include queues for memory operations, for ordering (and municate the requests to the PMU to effect the change in potentially reordering) the operations and presenting the supply voltage magnitudes. potentially a component may be referred to as powered on may further include data buffers to store write data awaiting 15 or powered off. The component may be powered on if it is may further include data buffers to store write data awaiting 15 or powered off. The component may be powered on if it is write to memory and read data awaiting return to the source receiving supply voltage so that it may of the memory operation. In some embodiments, the If the component is powered off, then it is not receiving the memory controller 22 may include a memory cache to store supply voltage and is not in operation. The component memory controller 22 may include a memory cache to store supply voltage and is not in operation. The component may recently accessed memory data. In SOC implementations, also be referred to as powered up if it is powered o for example, the memory cache may reduce power con- 20 sumption in the SOC by avoiding reaccess of data from the sumption in the SOC by avoiding reaccess of data from the nent may refer to supplying the supply voltage to a com-<br>memory 12 if it is expected to be accessed again soon. In ponent that is powered off, and powering down the memory 12 if it is expected to be accessed again soon. In ponent that is powered off, and powering down the composome cases, the memory cache may also be referred to as a nent may refer to terminating the supply of the sup system cache, as opposed to private caches such as the L2 voltage to the component. Similarly, any subcomponent cache or caches in the processors, which serve only certain 25 and/or the SOC 10 as a whole may be referred to cache or caches in the processors, which serve only certain 25 components. Additionally, in some embodiments, a system

The peripherals  $18A - 18B$  may be any set of additional hardware functionality included in the SOC  $10$ . For example, the peripherals 18A-18B may include video 30 peripherals such as an image signal processor configured to examples of a component.<br>
process image capture data from a camera or other image It is noted that the number of components of the SOC 10<br>
sensor, display control on one or more display devices, graphics processing units 1, such as within the CPU complex 14) may vary from (GPUs), video encoder/decoders, scalers, rotators, blenders, 35 embodiment to embodiment. There may be more or f (GPUs), video encoder/decoders, scalers, rotators, blenders, 35 etc. The peripherals may include audio peripherals such as etc. The peripherals may include audio peripherals such as each component/subcomponent than the number shown in microphones, speakers, interfaces to microphones and FIG. 1. speakers, audio processors, digital signal processors, mixers, Turning next to FIG. 10, a block diagram of one embodi-<br>etc. The peripherals may include interface controllers for ment of a system 150 is shown. In the illust various interfaces external to the SOC  $10$  (e.g. the peripheral 40  $18B$ ) including interfaces such as Universal Serial Bus 18B) including interfaces such as Universal Serial Bus SOC 10 coupled to one or more peripherals 154 and the (USB), peripheral component interconnect (PCI) including external memory 12. The PMU 156 is provided which PCI Express (PCIe), serial and parallel ports, etc. The peripherals may include networking peripherals such as media access controllers (MACs). Any set of hardware may 45<br>be included.

interconnect and protocol for communicating among the The PMU 156 may generally include the circuitry to components of the SOC 10. The communication fabric 27 generate supply voltages and to provide those supply voltcomponents of the SOC 10. The communication fabric 27 generate supply voltages and to provide those supply volt-<br>may be bus-based, including shared bus configurations, 50 ages to other components of the system such as the cross bar configurations, and hierarchical buses with the memory 12, various off-chip peripheral components 154 bridges. The communication fabric 27 may also be packet-<br>based, and may be hierarchical with bridges, cross bar, devices, etc. The PMU 156 may thus include programmable based, and may be hierarchical with bridges, cross bar, devices, etc. The PMU 156 may thus include programmable point-to-point, or other interconnects.

supply voltage magnitudes requested from the PMU in the etc.<br>system. There may be multiple supply voltages generated by The peripherals 154 may include any desired circuitry,<br>the PMU for the SOC 10. For example, the  $V_p$  plex 14, and a  $V_{SOC}$  voltage may be generated for other 60 personal digital assistant (PDA), smart phone, etc.) and the components in the SOC 10. In an embodiment,  $V_{SOC}$  may peripherals 154 may include devices for vario components in the SOC 10. In an embodiment,  $V_{SOC}$  may peripherals 154 may include devices for various types of serve the memory controller 22, the peripherals 18, the SOC wireless communication, such as wifi, Bluetooth, PMGR 16, and the other components of the SOC 10 and global positioning system, etc. The peripherals 154 may also power gating may be employed based on power domains. include additional storage, including RAM storage, solid power gating may be employed based on power domains. include additional storage, including RAM storage, solid<br>There may be multiple supply voltages for the rest of the 65 state storage, or disk storage. The peripherals 154 There may be multiple supply voltages for the rest of the 65 state storage, or disk storage. The peripherals 154 may SOC 10, in some embodiments. In some embodiments, there include user interface devices such as a display

The memory controller 22 may generally include the arrays in the CPU complex 14 and/or the SOC 10. The circuitry for receiving memory operations from the other memory supply voltage may be used with the voltage memory supply voltage may be used with the voltage chronous DRAM (SDRAM) including double data rate may be configured to monitor the SOC 10 and determine (DDR, DDR, DDR, DDR4, etc.) DRAM. Low power/ when various components are to be powered up or powered

also be referred to as powered up if it is powered on, and powered down if it is powered off. Powering up a compoup/down, etc. A component may be a predefined block of cache need not be located within the memory controller 22. circuitry which provides a specified function within the SOC<br>The peripherals 18A-18B may be any set of additional 10 and which has a specific interface to the rest 10. Thus, the peripherals 18A-18B, the CPU complex 14, the memory controller 22, and the SOC PMGR 16 may each be

ment of a system 150 is shown. In the illustrated embodi-<br>ment, the system 150 includes at least one instance of the external memory 12. The PMU 156 is provided which supplies the supply voltages to the SOC 10 as well as one or more supply voltages to the memory 12 and/or the peripherals 154. In some embodiments, more than one instance of included.<br>The communication fabric 27 may be any communication may be included as well).

int-to-point, or other interconnects. voltage regulators, logic to interface to the SOC 10 and more<br>The SOC PMGR 16 may be configured to control the 55 particularly the SOC PMGR 16 to receive voltage requests,

may also be a memory supply voltage for various memory including touch display screens or multitouch display

screens, keyboard or other input devices, microphones, sor core is configured to continue execution of the speakers, etc. In other embodiments, the system 150 may be code responsive to the transfer; and speakers, etc. In other embodiments, the system 150 may be code responsive to the transfer; and any type of computing system (e.g. desktop personal com-<br>prevent the change to the requested power state and any type of computing system (e.g. desktop personal com-

The external memory 12 may include any type of 5 continue execution of the code the second processor emory. For example, the external memory 12 may be memory. For example, the external memory 12 may be core responsive to detecting that the code uses one or<br>SRAM, dynamic RAM (DRAM) such as synchronous more operand sizes of the plurality of operand sizes SRAM, dynamic RAM (DRAM) such as synchronous more operand sizes of the plurality of operand SIZE.<br>
DRAM (SDRAM), double data rate (DDR, DDR2, DDR3, that are different from the first operand size. etc.) SDRAM, RAMBUS DRAM, low power versions of 2. The processor apparatus as recited in claim 1, wherein the DDR DRAM (e.g. LPDDR, mDDR, etc.), etc. The 10 the processor power manager is configured to:<br>external memory 12 may include one or more memory activate the second processor core and deactivate the first external memory 12 may include one or more memory activate the second processor core and deactivate the first modules to which the memory devices are mounted, such as processor core responsive to the code being executed modules to which the memory devices are mounted, such as single inline memory modules (SIMMs), dual inline single inline memory modules (SIMMs), dual inline on the first processor core and the code using the one memory modules (DIMM5), etc. Alternatively, the external or more operand sizes. memory 12 may include one or more memory devices that  $15$  3. The processor apparatus as recited in claim 1, wherein:<br>are mounted on the SOC 10 in a chip-on-chip or package-<br>the first processor core is configured to detec are mounted on the SOC 10 in a chip-on-chip or package-<br>on-package implementation.

Numerous variations and modifications will become code and to signal an exception in response to detecting parent to those skilled in the art once the above disclosure the use; and apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims 20 be interpreted to embrace all such variations and modifica-<br>tions .<br>4. The processor apparatus as recited in claim 3, wherein<br>what is claimed is:<br>the processor power manager is configured to cause the

- 
- 
- 
- 
- of operand sizes, wherein a first instruction is execut-<br>able by any core of the plurality of cores; and<br>able by the first processor core is configured to signal a different<br>different first instruction uses the first operand size and the 35 first instruction is not executable by the first proces-<br>sor core in the event that the first instruction uses a<br>different operand size of the plurality of operand the processor power manager is configured to: different operand size of the plurality of operand sizes;<br>second processor core of the plurality of processor 40 power down the first processor core responsive to trans-
- a second processor core of the plurality of processor 40 cores implements the plurality of operand sizes, ferring the processor context to the second processor<br>wherein the first instruction is executable by the<br>second processor core with any of the plurality of 8. The processor
- at a given point in time, except during a context core.<br>
switch between two of the plurality of processor 9. The processor apparatus as recited in claim 1 wherein

processor cores, wherein the processor power manager 50 processor core.<br>is programmable with a plurality of processor states, **10**. The processor apparatus as recited in claim 1 wherein

- detect that the processor power manager has been 55 architecture, the processor apparatus comprising:<br>programmed to change a current processor state a plurality of processor cores, wherein: programmed to change a current processor state mapped to the second processor core to a requested mapped to the second processor core to a requested a first processor core of the plurality of processor cores<br>processor state mapped to the first processor core implements a subset of the instruction set architecduring a time that code is being executed by the ture;<br>second processor core; 60 a second
- cause the change to the requested power state and a cores implements are the instruction set of the instruc transfer of a processor context from the second processor core in response to being programmed to change from the current operand sizes for a first operand type;<br>processor state to the requested processor state and 65 the subset implemented by the first processor core is the processor state to the requested processor state and 65 further in response to detecting that the code uses only the first operand size, wherein the first proces-

puter, laptop, workstation, net top etc.). prevent the transfer to the first processor core and The external memory 12 may include any type of 5 continue execution of the code the second processor

- 
- the one or more operand sizes during execution of the
- the exception indicates to the processor power manager

What is claimed is:<br>
1. A processor apparatus comprising:<br>
1. A processor apparatus comprising:<br>
1. A processor configured to cause the transfer of the processor context from the first processor core transfer of the processor context from the first processor core

a plurality of processor cores, wherein: 25 to the second processor core responsive to the exception.<br>the processor cores implement at least a portion of an 5. The processor apparatus as recited in claim 4, wherein instruction set architecture employed by the proces-<br>the processor power manager comprises a non-transitory sor apparatus; computer accessible storage medium storing a plurality of the instruction set architecture specifies a plurality of instructions executable by the processor apparatus.

- operand sizes for a first operand type;  $\frac{30}{10}$  6. The processor apparatus as recited in claim 3, wherein: a first processor core of the plurality of processor cores the first processor core is configured to detect that a implements only a first operand size of the plurality different feature of the instruction set architecture implements only a first operand size of the plurality different feature of the instruction set architecture is not
	- the first processor core is configured to signal a different exception in response to detecting use of the different

operand sizes; and the instruction set architecture further specifies a vector at most one of the plurality of processor cores is active 45 instruction set that is not implemented by the first processor most one of the plurality of processor cores is active 45 instruction set that is not implemented by the first processor at a given point in time, except during a context core.

cores; and the instruction set architecture further specifies a predicated a processor power manager coupled to the plurality of vector instruction set that is not implemented by the first processor power manager coupled to the plurality of vector instruction set that is not implemented by the first processor cores, wherein the processor power manager 50 processor core.

wherein each of the plurality of processor states maps the first operand size is a largest operand size of the plurality to one of the plurality of processor cores, and wherein of operand sizes.

the processor power manager is configured to: 11. A processor apparatus employing an instruction set

- implements a subset of the instruction set architec-
- a second processor core of the plurality of processor cores implements an entirety of the instruction set
- the instruction set architecture specifies a plurality of operand sizes for a first operand type;
- in structions that employ a first operand size of the plurality of operand sizes; and

 $+5$ 

50

- at most one of the plurality of processor cores is active 16. A method comprising:<br>at a given point in time, except during a context executing first code on a first processor core of a plurality switch between two of the plurality of processor cores; and
- a processor power manager coupled to the plurality of  $\frac{1}{2}$  specifies a plurality of operand sizes for a first pr
	-
	- the processor power manager is programmable with a plurality of operand sizes;<br>nurality of processor states, wherein each of the determining that the first code uses one or more operand
	- to the second processor core to a requested processor 20 transferring a processor context from the first processor that code is being executed by the second processor core;<br>
	executing the first code on the second processor core;<br>
	operating the second processor core responsive to a first<br>
	operating the second processor core responsive to a first
	- cause the change to the requested power state and a operating the second process tensor content from the second  $25$  operating point; transfer of a processor context from the second  $25$  operating point;<br>processor core to the first processor core in response detecting a change to a second operating point of the the first operand size, wherein the first processor core  $30$  responsive to determining that the first code uses the one is configured to continue execution of the code or more operand sizes: is configured to continue execution of the code responsive to the transfer; and
	- the processor power manager is configured to prevent preventing a transfer of the processor context to the first to th the change to the requested power state and prevent  $\frac{35}{25}$  processor core; and continuing execution of the first code on the second the transfer to the first processor core and continue continuing execution of the first code execution of the code the second processor core

12. The processor apparatus as recited in claim 11 wherein  $\frac{40}{40}$  powering off the first processor core subsequent to the the first processor core is configured to detect the one or powering of powering of the code and inditional transferring. more operand sizes during execution of the code and indi-<br> **18.** The method as recited in claim 16 further comprising:

13. The processor apparatus as recited in claim 12 operating the first processor apparatus as recited in claim 12 operating point;

the processor power manager is configured to cause the processor, wherein the fourth operation of the processor content from the first processor to the second processor core; and transfer of the processor context from the first processor to the second processor core; and<br>the second processor context to the second processor the second processor core to activate the second processor transferring the processor context to core and deactivate the first processor core.

wherein the processor power manager is configured to cause processor core is a nigher performance processor core unan the second processor core is a nigher performance processor core unan the second processor core and wher a power on of the second processor core prior to the transfer<br>or eighthermal processor core and wherein the second processor<br>or eighthermal processor core prior to the transfer<br>or eighthermal and entirety of the instructio of the processor context; and cause a power off of the first core implements and instruction set  $\frac{1}{\text{true}}$ processor core responsive to completing the transfer of the processor context.

# 16

- at a given point in time, except during a context executing first code on a first processor core of a plurality<br>switch between two of the plurality of processor cores forming a processor, wherein the first code is coded to an instruction set architecture that specifies a plurality of operand sizes for a first operand processor cores, wherein:<br>the processor power manager is configured to activate<br>the second processor core and deactivate the first<br>the second processor core and deactivate the first<br>processor core in the event that the fir processor core responsive to code that uses one or uses the first operand size and the first instruction is not more operand sizes of the plurality of operand sizes  $\frac{10}{10}$  executable by the first processor core in the more operand sizes of the plurality of operand sizes executable by the first processor core in the event that that are different from the first operand size;<br>the first instruction uses a different operand size of the the first instruction uses a different operand size of the plurality of operand sizes;
- plurality of processor states, wherein each of the determining that the first code uses one or more operand<br>plurality of processor states mans to one of the sizes of the plurality of operand sizes that are different plurality of processor states maps to one of the 15 sizes of the plurality of operand sizes that are different<br>the first operand size, wherein the one or more plurality of processor cores;<br>the processor power manager is configured to detect<br>that the processor power manager has been pro-<br>grammed to change a current processor state mapped<br>grammed to change a current processor stat
	- state mapped to the first processor core during a time core to the second processor core responsive to the that code is being executed by the second processor determining;

- 
- processor core to the mst processor core in response<br>to being programmed to change from the current<br>processor during a time that the first code is executing<br>processor state to the requested processor state and<br>onerating no processor state to the requested processor state and operating point is mapped to the first processor core;<br>further in response detecting that the code uses only and
	-

preventing the change to the second operating point;<br>preventing a transfer of the processor context to the first

- 
- responsive to the code using the one or more operand **17**. The method as recited in claim 16 further comprising: sizes.<br>Sizes . powering on the second processor core responsive to the<br>determining; and<br>the mining; and
	-
- cate the detection to the processor power manager.<br>
18. The method as recited in claim 16 function of the method as recited in claim 16 function of the first processor core responsive to a third
- wherein the indication is an exception.<br>
14 The processor apparative as rocited in claim 11 wherein  $\frac{45}{45}$  detecting a change to a fourth operating point of the first 14. The processor apparatus as recited in claim 11 wherein detecting a change to a fourth operating point of the first processor, wherein the fourth operating point is mapped
	-

core and deactivate the first processor core.<br>
15. The method as recited in claim 16 wherein the second<br>
15. The processor core is a higher performance processor core than