

### (54) E-FLASH SI DOT NITROGEN PASSIVATION FOR TRAP REDUCTION

- (71) Applicant: Taiwan Semiconductor Manufacturing Co., Ltd., Hsin-Chu  $(TW)$
- (72) Inventors: Chih-Ming Chen, Hsinchu (TW); U.S. PATENT DOCUMENTS Tsu-Hui Su, Taipei (TW); Szu-Yu<br>Wang, Hsinchu (TW); Chung-Yi Yu, Hsin-Chu (TW); Chia-Shiung Tsai,<br>Hsin-Chu (TW)
- (73) Assignee: Taiwan Semiconductor Manufacturing Co., Ltd., Hsin-Chu  $(TW)$
- $(*)$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. This patent is subject to a terminal dis claimer.
- $(21)$  Appl. No.: 14/583,291
- (22) Filed: Dec. 26, 2014
- (65) **Prior Publication Data**

US 2016/0190349 A1 Jun. 30, 2016

(51) Int. Cl.<br> $H_0H_1^2Q_0^2Q_1^2$  . (2006.01)



(Continued)<br>
(52) U.S. Cl.<br>
CPC ....  $H01L 21/02247$  (2013.01);  $H01L 21/0217$ (2013.01); **H01L 21/02164** (2013.01); (Continued)

# (12) **United States Patent** (10) Patent No.: US 9,929,007 B2<br>Chen et al. (45) Date of Patent: \*Mar. 27, 2018

## $(45)$  Date of Patent: \*Mar. 27, 2018

(58) Field of Classification Search CPC ......... H01L 21/02247; H01L 21/02164; H01L 21/0217; H01L 21/28273; H01L 21/28282; H01L 29/16

(Continued) (56) References Cited



(Continued)

### OTHER PUBLICATIONS

Crippa, et al. "Nonvolatile Memories: NOR vs. NAND Architectures." Memories in Wireless Systems, Springer-Verlag Berlin<br>Heidelberg, 2008. (Continued)

Primary Examiner - Ori Nadav

(74) Attorney, Agent, or Firm - Eschweiler & Potashnik, LLC

### ( 57 ) ABSTRACT

The present disclosure relates to a structure and method for reducing dangling bonds around quantum dots in a memory cell. In some embodiments, the structure has a semiconductor substrate having a tunnel dielectric layer disposed over it and a plurality of quantum dots disposed over the tunnel dielectric layer . A passivation layer is formed conformally over outer surfaces of the quantum dots and a top dielectric The passivation layer can be formed prior to forming the top dielectric layer over the quantum dots or after forming the top dielectric layer . The passivation layer reduces the dan gling bonds at an interface between the quantum dots and the top dielectric layer, thereby preventing trap sites that may hinder operations of the memory cell.

### 21 Claims, 6 Drawing Sheets



 $-2222222222$ 

 $(51)$  Int. Cl.



- (52) U.S. Cl.<br>CPC . HOIL 21/28273 (2013.01); HOIL 21/28282 (2013.01); H01L 29/42344 (2013.01); H01L 29/42348 (2013.01); H01L 29/66833 (2013.01); **H01L 29/7923** (2013.01); H01L 21/02252 (2013.01); H01L 21/02255 (2013.01)
- (58) Field of Classification Search USPC 257 / 298 , 314 - 326 See application file for complete search history.

### (56) References Cited

### U.S. PATENT DOCUMENTS





### OTHER PUBLICATIONS

Li, et al. "Fabrication and Properties of Nano-Si Quantum Dot Flash Memory." Solid-State and Integrated Circuit Technology, 2006.

ICSICT '06. 8th International Conference. Oct. 2006.<br>Muralidhar, et al. "A 6V Embedded 90nm Silicon Nanocrystal<br>Nonvolatile Memory." Electron Devices Meeting, 2003. IEDM '03<br>Technical Digest. IEEE International. Dec. 2003.

www.semiconductor-today.com "Flash Fast Forward to Quantum Dot Memory." Semiconductor Today—Compounds and Advanced Silicon, vol. 3, Issue 5, Jun. 2008.

Chang, Ko Min. "SG-TFS: a Versatile Embedded Flash with Silicon Nanocrystals as the Storage Medium." Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. 9th International Conference. Oct. 2008.

P. Chakraborty, et al.; "Nanocrystal Non-Volatile Flash Memory Devices: A Simulation Study"; IETE Mumbai Centre, Electronics and ECE Department, Kharagpur, India; 2007; p. D-46-D-50.

Wang, et al. "Efficient One-Pot Synthesis of Highly Photoluminescent Alkyl-Functionalised Silicon Nanocrystals ." Chem, Commun., 2011, 47, 4941-4943. Published in 2011.

Wang, et al. "A General Strategy for Nanocrystal Synthesis." Nature. vol. 437, Sep. 1, 2005, doi:10.1038/nature03968.

Bigioni, et al. "Kinetically Driven Self Assembly of Highly Ordered Nanoparticlemonolayers." Nature Materials, vol. 5, Apr. 2006.

Sletnes, et al. " Octoxy Capped Si Nanoparticles Synthesized by Homogeneous Reduction of SiCl4 with Crown Ether Alkalide.' Royal Society of Chemistry, Dalton Trans., 2014, 43, 2127. Published in 2014.

U.S. Appl. No. 14/261,539, filed Apr. 25, 2014.<br>U.S. Appl. No. 14/308,808, filed Jun. 19, 2014.<br>Jan Schmidt, et al.; "Surface Passivation of Silicon Solar Cells Using Plasma-Enhanced Chemical-Vapour-Deposited SiN Films and Thin Thermal SiO2/Plasma SiN Stacks"; Semiconductor Science and Technology; 2001; p. 164-170.

John Phelan; "Investigating the Influence of Interface and Vacancy Defects on the Growth of Silicon Quantum Dots in SiO2"; The School of Graduate and Postdoctoral Studies, The University of Western Ontario; 2013; p. 1-53.

western Oniario; 2013; p. 1-55.<br>U.S. Appl. No. 14/489,902, filed Sep. 18, 2014.<br>Final Office Action dated Feb. 16, 2016 U.S. Appl. No. 14/308,808.<br>Non-Final Office Action dated Jul. 10, 2015 in connection with U.S.<br>Appl. N

\* cited by examiner



Fig. 1











Fig. 3



Fig. 4







Fig. 6



Fig.7B





Fig. 8B

control gate, which causes electrons to tunnel from the dictate a relationship between channel region into the floating gate. Because the floating  $15$  and/or configurations discussed. channel region into the floating gate is electrically-isolated from the channel region and the Further, spatially relative terms, such as "beneath," control gate, electrons that tunnel into it will remain there "below," "l control gate, electrons that tunnel into it will remain there indefinitely.

the electric field from the control gate within the channel 20 region, which selectively changes the threshold voltage  $(V)$ , of the FET. For flash memory devices that use an array of use or operation in addition to the orientation depicted in the memory cells, the stored data can be read out of the array by figures. The apparatus may be otherwis memory cells, the stored data can be read out of the array by figures. The apparatus may be otherwise oriented (rotated 90 measuring which cells have a higher  $V_t$  (e.g., store a "1") and degrees or at other orientations) measuring which cells have a higher  $V_t$  (e.g., store a "1") and degrees or at other orientations) and the spatially relative which cells have a lower  $V_t$  (e.g., store a "0"). Multi-bit cells  $_{25}$  descriptors used here

the following detailed description when read with the and a floating gate. The floating gate may comprise a charge<br>accompanying figures. It is noted that in accordance with trapping structure, which may comprise silicon (S accompanying figures. It is noted that, in accordance with trapping structure, which may comprise silicon (Si) dots that the standard practice in the industry various features are not are sandwiched between a bottom (tunne the standard practice in the industry, various features are not are sandwiched between a bottom (tunnel) oxide layer and drawn to scale. In fact, the dimensions of the various 35 a top (control) oxide layer. Charge, in the drawn to scale. In fact, the dimensions of the various 35 a top (control) oxide layer. Charge, in the form of electrons features may be arbitrarily increased or reduced for clarity of or holes, can become selectively trapp features may be arbitrarily increased or reduced for clarity of

trapping structure where a passivation layer resides over a During the growth of the top oxide layer, defects may

in accordance with some embodiments of the present dis-<br>closure<br>stare disnosed over the tunnel dielectric layer and a passiva-

SIMS (secondary ion mass spectroscopy) depth profile, of a 60 electrons present at an interface between the quantum dots charge trapping layer, according to some embodiments of and the dielectric layer, and significantly r charge trapping layer, according to some embodiments of and the dielectric layer, and significantly reducing the present disclosure.

E-FLASH SI DOT NITROGEN PASSIVATION tures of this disclosure. Specific examples of components<br>FOR TRAP REDUCTION and arrangements are described below to simplify the presand arrangements are described below to simplify the present disclosure. These are, of course, merely examples and BACKGROUND are not intended to be limiting. For example, the formation 5 of a first feature over or on a second feature in the descrip-Flash memory is used in a wide variety of electronic<br>applications. Some flash memory cells utilize a floating gate<br>field-effect transistor (FET), which stores one or more bits of<br>field-effect transistor (FET), which stores a control gate of the FET, but is electrically-isolated from <sup>10</sup> we first and second readires may not be in direct contact. In both by an oxide layer. Data is written to the memory cell addition, the present disclosure ma when the FET is in an "on" state (i.e., when current flows and distance of simplicity and clarity and does not in itself<br>hetween a source and drain) by anniving a voltage to the for the purpose of simplicity and clarity an between a source and drain) by applying a voltage to the for the purpose of simplicity and clarity and does not in itself<br>control gate, which causes electrons to funnel from the dictate a relationship between the various e

used herein for ease of description to describe one element<br>or feature's relationship to another element(s) or feature(s) Electric charge trapped within the floating gate screens or feature's relationship to another element(s) or feature(s) e electric field from the control gate within the channel 20 as illustrated in the figures. The spatial intended to encompass different orientations of the device in

are also possible, where a single memory cell has more than two data<br>two discrete  $V_t$  states corresponding to more than two data<br>states.<br>a large number of memory comprises a memory array having<br>a large number of memory c BRIEF DESCRIPTION OF THE DRAWINGS the most commonly known flash memories is the one-<br>30 transistor flash memory, wherein each of the memory cells Aspects of the present disclosure are best understood from is fabricated as a field-effect transistor having a control gate<br>
e following detailed description when read with the and a floating gate. The floating gate may co discussion.<br>FIG. 1 illustrates a cross-sectional view of a charge conditions applied to the control gate.

plurality of quantum dots (i.e., nanocrystals), according to 40 occur at an interface between Si dots and the top oxide layer.<br>Some embodiments of the present disclosure.<br>FIG. 2A illustrates a cross-sectional view of a fla FIG. 2A illustrates a cross-sectional view of a flash top oxide layer, a region with dangling bond defects which memory cell formed following a select gate first process appear because of the mismatch in the structural lat memory cell formed following a select gate first process<br>flow, according to some embodiments of the present disclo-<br>FIG. 2B illustrates a cross-sectional view of a flash<br>flow, according to some embodiments of the present d

some embodiments of the present disclosure. In some embodiments, the structure comprises a semicon-<br>FIG. 4 shows an example of a method in flowchart format ductor substrate having a tunnel dielectric layer disposed closure.<br>FIGS. 5-7B depict a series of incremental manufacturing tion layer is disposed over the plurality of quantum dots. A FIGS. 5-7B depict a series of incremental manufacturing tion layer is disposed over the plurality of quantum dots. A<br>sps as a series of 3D (three dimensional) views, according top dielectric layer is disposed over the pass steps as a series of 3D (three dimensional) views, according top dielectric layer is disposed over the passivation layer.<br>The passivation layer causes atoms (e.g., nitrogen atoms) to FIGS. **8A-8B** illustrate a graphical re FIGS. 8A-8B illustrate a graphical representation of a occupy the atomic vacancies, thereby deactivating unpaired<br>MS (secondary ion mass spectroscopy) depth profile, of a 60 electrons present at an interface between the qu

Although some implementations are illustrated below<br>DETAILED DESCRIPTION with regards to split gate thin film storage embedded flash with regards to split gate thin film storage embedded flash 65 (SG TFS e-flash) memory, it will be appreciated that this (SG TFS e-flash) memory, it will be appreciated that this The following disclosure provides many different concept is not limited to split gate flash memory cells, but is embodiments, or examples, for implementing different fea-<br>also applicable to other types of flash memory cell also applicable to other types of flash memory cells as well.

trapping structure 100 for flash memory, where a passivation (select gate last) process flow where a control gate is formed<br>layer resides over a plurality of quantum dots, according to before a select gate. FIGS. 2A-2B ill

The charge trapping structure  $100$  comprises a tunnel 5 and  $200b$ , formed according differentially to select  $\frac{102}{2}$ . The tunnel differenct and controlled gate first process flows. an oxide in some embodiments. In some embodiments, the FIG. 2A illustrates a cross-sectional view of a flash tunnel dielectric layer 102 may have a thickness such that memory cell 200a, formed following a select gate first tunnel dielectric layer  $102$  may have a thickness such that memory cell  $200a$ , formed following a select gate first the tunnel dielectric layer  $102$  corresponds to an energetic process flow, according to some embodimen the tunnel dielectric layer 102 corresponds to an energetic process flow, according to some embodiments of the present tunnel barrier for electrons whereby electrons can quantum- 10 disclosure. tunnel barrier for electrons whereby electrons can quantum- 10 disclosure.<br>
mechanically tunnel from a channel region in a substrate 101 Memory cell 200*a* comprises a Si substrate 202. Source/<br>
through the tunnel dielectr through the tunnel dielectric layer 102 onto quantum dots drain regions,  $206a$  and  $206b$ , are disposed within the Si  $104$  arranged over the tunnel dielectric layer 102 (or vice substrate 202. The source/drain regions, 104 arranged over the tunnel dielectric layer 102 (or vice substrate 202. The source/drain regions, 206a and 206b, are versa). In some embodiments, the quantum dots 104 can be separated by a channel region 204, which has a silicon (i.e., a silicon dot). For example, in some embodi-15 trapping structure  $208$  arranged over it. Memory cell  $200a$  ments, the tunnel dielectric layer  $102$  can be made of SiO2 further includes a control gate (CG) having a predetermined thickness of less than approximately (SG) 212 overlying the channel region 204. The CG 210

104 and the tunnel dielectric layer 102. A passivation layer 20 sidewall of the CG 210. The charge trapping structure 208 106 is disposed at an interface between the quantum dots is arranged over the Si substrate 202 in su 104 and the top dielectric layer 108. The passivation layer separates the CG 210 and SG 212 along their neighboring 106 comprises one or more passivating agents configured to occupy vacancies of dangling bonds at an interf quantum dots 104 and top dielectric layer 108. Occupying 25 vacancies of dangling bonds around the quantum dots miti-<br>trapping structure 208 further comprises a tunnel oxide layer gates trap sites, which can trap charge carriers and cause 218 and a top oxide layer 220. The tunnel oxide layer 218 delay in program and erase operation of the charge trapping may also extend below the SG 212 and the CG 2 delay in program and erase operation of the charge trapping structure 100. In some embodiments, the passivation layer 106 may comprise a nitride passivation layer having silicon 30 and nitrogen (e.g., silicon nitride). In such embodiments, and nitrogen (e.g., silicon nitride). In such embodiments, oxide layer 218 also extends laterally between the SG 212 nitrogen atoms occupy vacancies of the dangling bonds. and the CG 210, so that the tunnel oxide layer 218 Nitrogen has a comparable energy level to that of Si and<br>hence adding the nitrogen passivation layer at the interface<br>the tunnel oxide layer 218 extend below the CG 210 and<br>denote adding the nitrogen passivation layer at t would not disturb the energy barrier levels involved in the 35 erase operation. In other embodiments, the passivation layer 106 may have other passivating agents, such as oxygen  $(O_2)$  or helium (He), for example.

the quantum dots 104. For example, the passivation layer FIG. 2B illustrates a cross-sectional view of a flash 106 may be arranged conformal to surfaces of the quantum memory cell 200b, formed following a control gate firs 106 may be arranged conformal to surfaces of the quantum dots 104 that are not abutting the tunnel dielectric layer 102. dots 104 that are not abutting the tunnel dielectric layer 102. process flow, according to some embodiments of the present In some embodiments, the quantum dots 104 are nested disclosure. In some embodiments, the quantum dots 104 are nested disclosure.<br>within the passivation layer 106. In some embodiments, the 45 Memory cell 200b comprises a spacer layer 224 residing quantum dots 104 and the passivation layer 106 abut the over a top surface of the Si substrate 202. The spacer layer tunnel dielectric layer 102 along a substantially flat surface. 224 laterally separates the CG 210 and the Si substrate 202<br>In some embodiments, the passivation layer 106 may have from the SG 212. In some embodiments, the a thickness that is less than or equal to approximately 30 angstroms.

formally overlies the passivation layer 106. The top dielec-<br>tric layer 108 can be an oxide in some embodiments. In some charge trapping structure 208 may have sidewalls that are tric layer 108 can be an oxide in some embodiments. In some charge trapping structure 208 may have sidewalls that are embodiments, the top dielectric layer 108 may have a aligned with sidewalls of the CG 210. embodiment predetermined thickness such that the top dielectric layer 55 During operation, a bias can be selectively applied to the 108 corresponds to an energetic tunnel barrier for electrons CG 210 to drive charge carrie 108 corresponds to an energetic tunnel barrier for electrons whereby electrons can quantum-mechanically tunnel from into the channel region 204. The charge carriers will be above the top dielectric layer 108 onto the quantum dots 104 transferred to the Si dots 216 by way of quantum mechanical (or vice versa). In some embodiments, the top dielectric tunneling to change the amount of charge sto layer 108 may comprise of SiO2 having a predetermined 60 thickness of less than approximately 250 angstroms. In other thickness of less than approximately 250 angstroms. In other is pushed from the channel region 204 into the layer of Si<br>embodiments, the tunnel dielectric layer 102 and the top dots 216 by means of hot electron source side dielectric layer 108 may comprise different materials and/or (SSI).<br>have different thicknesses.<br>It will be appreciated that flash memories are usually 65 216, the threshold voltage  $V_{th}$  of the memory cell device can

It will be appreciated that flash memories are usually 65 216, the threshold voltage  $V_{th}$  of the memory cell device can formed according to two different process flows; a select be correspondingly changed. For example, formed according to two different process flows; a select be correspondingly changed. For example, to perform a gate first (control gate last) process flow where a select gate program operation (e.g., write a logical "1")

FIG. 1 illustrates a cross-sectional view of a charge is formed before a control gate, and a control gate first trapping structure 100 for flash memory, where a passivation (select gate last) process flow where a control g before a select gate. FIGS. 2A-2B illustrate some embodisome embodiments of the present disclosure. ments of cross-sectional views of flash memory cells, 200a<br>The charge trapping structure 100 comprises a tunnel 5 and 200b, formed according to select gate first and control

separated by a channel region  $204$ , which has a charge trapping structure  $208$  arranged over it. Memory cell  $200a$ 100 angstroms.<br>A top dielectric layer 108 resides over the quantum dots 212 resides over the Si substrate 202, adjacent a neighboring is arranged over the Si substrate 202 in such a way that it

the tunnel oxide layer 218 separates the SG 212 and the CG 210 from a top surface of the Si substrate 202. The tunnel the tunnel oxide layer 218 extend below the CG 210 and laterally between the CG 210 and the SG 212. Sidewall erase operation . In some embodiments, the sidewall spacers may have 210. In some embodiments, the sidewall spacers may have helium (He), for example.<br>In some embodiments, the passivation layer 106 is 210. In some embodiments, one or more of the sidewall In some embodiments, the passivation layer 106 is 210. In some embodiments, one or more of the sidewall arranged conformally around one or more outer surfaces of 40 spacers 222 may abut a top surface of the SG 212.

from the SG 212. In some embodiments, the spacer layer 224 may comprise a dielectric layer such as an oxide, for gstroms.<br>In some embodiments, the top dielectric layer 108 con-<br>Inder the CG 210 and separates the CG 210 from the top under the CG 210 and separates the CG 210 from the top

tunneling to change the amount of charge stored on the Si dots 216. For example, during a program operation, charge

program operation (e.g., write a logical "1") for a memory

cell, the CG 210 is biased with a high (e.g., at least an order events are not to be interpreted in a limiting sense. For of magnitude higher) voltage relative a voltage applied example, some acts may occur in different or of magnitude higher) voltage relative a voltage applied example, some acts may occur in different orders and/or across the channel region 204 and/or relative to a voltage concurrently with other acts or events apart from t applied to the SG 212. The high bias voltage promotes FN illustrated and/or described herein. In addition, not all illus-<br>(Fowler Nordheim) tunneling of carriers from the channel 5 trated acts may be required to implement (Fowler Nordheim) tunneling of carriers from the channel 5 trated acts may be required to implement one or more region 204 towards the CG 210. As the carriers tunnel aspects or embodiments of the description herein. Furthe towards the CG 210 through the tunnel oxide layer 218, the one or more of the acts depicted herein may be carried out carriers become trapped on the Si dots 216 and alter the  $V_{th}$  in one or more separate acts and/or pha of the memory cell. To perform a top erase operation (e.g.,  $\lambda$  as emiconductor substrate is provided.<br>write a logical "0") for the cell, the CG 210 is biased with 10  $\lambda$  at 404, a tunnel dielectric layer is formed over a high (e.g., at least an order of magnitude higher) voltage relative to a voltage applied across the channel region 204 and/or relative to a voltage applied to the SG 212. The high bias voltage promotes FN tunneling of carriers from the Si dots 216 towards the CG 210, thereby removing carriers 15 thermal oxidation process, a vapor deposition technique from the Si dots 216 and again changing the  $V_{th}$  of the cell (e.g., PVD, CVD, PE-CVD, etc.) or an atomic

in a predictable manner.<br>Subsequently, during a read operation, a voltage is applied<br>to the SG 212 to induce part of the channel region 204 to<br>tunnel dielectric. In some embodiments, the plurality of to the SG 212 to induce part of the channel region 204 to tunnel dielectric. In some embodiments, the plurality of conduct. Application of a voltage to the SG 212 attracts 20 quantum dots can be formed by chemical vapor de carriers to part of the channel region 204 adjacent to the SG by rapid thermal anneal of amorphous layers or by other 212. While the SG 212 voltage is applied, a voltage greater known techniques. In some embodiments, the quantum dots than  $V_{th}$ , but less than  $V_{th} + \Delta V_{th}$ , is applied to the CG 210 comprise Si and have diameters less th (where  $\Delta V_{th}$  is a change in  $V_{th}$  due to charge trapped on the  $\Delta t$  408, a top dielectric layer is formed over the quantum floating gate). If the memory cell device turns on (i.e., allows 25 dots. In some embodiments charge to flow between S/D regions 206s, 206b), then it is prises  $SiO<sub>2</sub>$  and the thickness of the top dielectric layer is deemed to contain a first data state (e.g., a logical "0" is less than 250 Angstroms. In vario deemed to contain a first data state (e.g., a logical "0" is less than 250 Angstroms. In various embodiments, the top read). If the memory cell device does not turn on, then it is dielectric layer may be formed using a the read). If the memory cell device does not turn on, then it is dielectric layer may be formed using a thermal oxidation deemed to contain a second data state (e.g., a logical "1" is process, a vapor deposition technique (e.

read). 30 PE-CVD, etc.) or an atomic layer deposition (ALD).<br>Since erase operation here comprises top erase, the tun-<br>neling mechanism here will depend on the thickness of the dus. In some embodiments, the passivation laye barriers (dielectric layers) and the electric field strength. before forming the top dielectric layer (before 408). In other During erase operation, electrons fall in to a potential well embodiments, the passivation layer During erase operation, electrons fall in to a potential well embodiments, the passivation layer is formed after forming created by the conduction band of the nitride passivation 35 the top dielectric layer (after 408). In layer 214. From here, electrons will FN tunnel through a<br>second potential barrier or the top oxide layer 220. FN plasma nitridation, remote plasma nitridation, NO anneal, tunneling through the top oxide layer 220 will help suppress N2O anneal or N2 anneal.<br>
leakage and sustain data retention. Without nitride passiva-<br>
At 412, a control electrode is formed over the top dielection layer 214, tion layer 214, electrons will get trapped in the dangling  $40$  tric layer. In some embodiment bonds at the interface between the Si dots  $216$  and the top comprises a metal or polysilicon. oxide layer 220, which will induce delays in programming FIGS. 5-7B depict some embodiments of a series of and erasing. Thus, nitride passivation layer 214 will remove incremental manufacturing steps as a series of 3D view

FIG. 3 illustrates a cross-sectional image of an embodi-<br>FIGS. 5-7B are not limited to such a method, but instead<br>ment of charge trapping structure 300 having a compound may stand alone as structures independent of the met layer 302 comprising nitrogen arranged over the tunnel FIG. 5 illustrates some embodiments of a 3D view of a dielectric layer 102.

prises a passivation layer 106 arranged conformally onto an upper surface of the quantum dots 104. A compound layer upper surface of the quantum dots 104. A compound layer 218 is formed. In some embodiments, the semiconductor  $302$  is disposed at an interface of the tunnel dielectric layer substrate 202 can be a bulk semiconductor subs 102 and the top dielectric layer 108 at locations that are bulk silicon wafer), a binary compound substrate (e.g., laterally arranged between the quantum dots 104. The com- 55 GaAs), a ternary compound substrate (e.g., AlG pound layer 302 comprises a dielectric layer (e.g., an oxide higher order compound substrates, among others; but can layer) having an elevated nitrogen content relative to the top also be made of non-semiconductor material dielectric layer 108 and tunnel dielectric layer 102. The or sapphire. The semiconductor substrate 202 can also elevated nitrogen content is due to the accumulation of include a combination of semiconductor material and no nitrogen at an interface of the tunnel dielectric layer 102 and 60 semiconductor material. For example, a bulk semiconductor the top dielectric layer 108 during formation of the passi-<br>substrate can also include non-semico the top dielectric layer 108 during formation of the passi-<br>vation laso include non-semiconductor materials such vation layer 106.<br>as oxide in silicon-on-insulator (SOI), partial SOI substrate,

format in accordance with some embodiments of the present disclosure. While disclosed method 400 is illustrated and disclosure. While disclosed method 400 is illustrated and 65 ductor substrate 202 can include multiple wafers or dies described below as a series of acts or events, it will be which are stacked or otherwise adhered togethe appreciated that the illustrated ordering of such acts or

6

concurrently with other acts or events apart from those

dielectric comprises SiO2, and the thickness of the tunnel dielectric is less than 100 angstroms. In various embodiments, the tunnel dielectric layer may be formed using a thermal oxidation process, a vapor deposition technique

incremental manufacturing steps as a series of 3D views. the effects of dangling bonds at the interface and prevents Although FIGS. 5-7B are described in relation to method any delays in the program/erase operations. 45 400, it will be appreciated that the structures disclosed i any delays in the program/erase operations. 45 400, it will be appreciated that the structures disclosed in FIG. 3 illustrates a cross-sectional image of an embodi-<br>FIGS. 5-7B are not limited to such a method, but instead

semiconductor body  $500$  corresponding to acts  $402$  and  $404$  of method  $400$ . The semiconductor body  $500$  includes a As shown in FIG. 3, charge trapping structure 300 com- 50 of method 400. The semiconductor body 500 includes a<br>ises a passivation layer 106 arranged conformally onto an semiconductor substrate 202 on which a tunnel oxide l include a combination of semiconductor material and non-<br>semiconductor material. For example, a bulk semiconductor vation layer 106.<br>
FIG. 4 shows an example of a method 400 in flowchart and organic materials, as well as polysilicon, and amorphous<br>
format in accordance with some embodiments of the present silicon, among others. In some which are stacked or otherwise adhered together. The semiconductor substrate 202 can include wafers which are cut

non-semiconductor and/or deposited or grown (e.g. epitaxial) layers formed on an underlying substrate.

prises  $SiO<sub>2</sub>$  and the thickness of the tunnel oxide layer 218  $\frac{1}{5}$  formation of a passivation layer 214 having a thickness of is less than 100 Anostroms. In various embodiments the approximately 30 angstroms wou is less than 100 Angstroms. In various embodiments, the approximately 30 angstroms would cause a size of a Si dot<br>tunnel oxide layer 218 may be formed using a thermal 216 having a diameter of approximately 200 angstrom, to tunnel oxide layer 218 may be formed using a thermal 216 having a diameter of approximately 200 angstrom, to oxidation process a vapor denosition technique (e.g. PVD) reduced to a diameter of approximately 140 angstroms. oxidation process, a vapor deposition technique (e.g. PVD, reduced to a diameter of approximately 140 angstroms.<br>
FIG. 7B illustrates 3D views of a semiconductor body, CVD, PE-CVD, etc.) or an ALD technique. In some embodi-<br>method of the turnal evidence of the turnal evidence  $\frac{10}{200}$  and  $\frac{700b}{200}$  and  $\frac{702b}{200}$ , corresponding to some alternative embodiments, after formation of the tunnel oxide layer 218, a  $^{10}$  7000 and 702b, corresponding to some alternative embodi-<br>planarization process may be performed, so that a top ments of acts 408 and 410 of method 400. As sho

or Si dots 216 disposed over the tunnel oxide layer 218. The illustration is comparable to a cross-sectional view of the Si Si dots 216 can be made in a variety of sizes with a uniform dots 216 and passivation layer 214). Si dots 216 can be made in a variety of sizes with a uniform dots 216 and passivation layer 214). In some embodiments, distribution in particle sizes. Although the Si dots 216 are  $_{20}$  the passivation layer 214 comprise illustrated as being hemispherical in shape here, or in other formed by a passivation process 704 comprising a plasma<br>words having a rounded upper surface and a flat bottom intridation, a remote plasma nitridation, an NO a words having a rounded upper surface and a flat bottom nitridation, a remote plasma nitridation, an NO anneal, an surface, it will be appreciated that the Si dots 216 can be N2O anneal, or an N2 anneal. spherical, oval or amoeba-like in shape. The Si dots 216 can As shown in 3D view 702*b*, the top oxide layer 220 is also be made in a variety of sizes with a uniform distribution 25 formed over the Si dots 216, after forma also be made in a variety of sizes with a uniform distribution 25 formed over the Si dots 216, after formation of passivation<br>in particle sizes by appropriate anneal conditions. Although layer 214. The top oxide layer 220 rapid thermal anneal of amorphous silicon layers or by other 412 of method 400 (not shown). In some embodiments, a<br>control electrode layer is deposited over the top oxide layer

700*a* and 702*a*, corresponding to some embodiments of acts<br>
408 and 410 of method 400. As shown in 3D view 700*a*, a<br>
408 and 410 of method 400. As shown in 3D view 700*a*, a<br>
408 and 410 of method 400. As shown in 3D v layer 220 is formed by thermal oxidation or by oxide 40 deposition using an ALD process, a PVD process, or a CVD deposition using an ALD process, a PVD process, or a CVD control electrode. Even though the above mentioned process process. In some embodiments, the top oxide layer 220 illustrates a control electrode first process, it wi

exposed to a passivation process 704. The passivation pro-<br>
FIG. 8A illustrates some exemplary SIMS (secondary ion<br>
cess 704 is configured to form passivation layer 214 at an unass spectroscopy) depth profiles  $800a-800c$ cess 704 is configured to form passivation layer 214 at an mass spectroscopy) depth profiles  $800a - 800c$  showing nitro-<br>interface of the Si dots 216 and the top oxide layer 220, gen content of various embodiments, accord thereby reducing dangling bonds at an interface between Si ent disclosure. The SIMS depth profiles 800a-800c show<br>dots 216 and top oxide layer 220. Although the passivation 50 depth on the x-axis and nitrogen content in at layer 214 and underlying Si dots 216 are illustrated in 3D percentage along the y-axis. FIG. 8B illustrates a crossview 702a, it will be appreciated that the dashed outline of sectional view of a semiconductor body 802, which illus-<br>Si dot 216 indicates that the passivation layer 214 covers the trates thickness profile along vertical l a cross-sectional view of the silicon dots 216 and passivation 55 passivation layer 106 and thickness 810 of quantum dots layer 214).<br>104. These depths or thicknesses of top dielectric layer 108,

comprise a plasma nitridation, a remote plasma nitridation, sented along the x-axes as 806, 808 and 810 respectively.<br>an NO (nitric oxide) anneal, an N2O (nitrous oxide) anneal, SIMS depth profile 800*a* illustrates an emb anneals may be performed in a process chamber held at a profile  $800a$ , the nitrogen content is less than approximately temperature in a range of between approximately 750° C. 0.1% along the depths  $806$ ,  $808$  and  $810$ . and approximately 1000° C. In some embodiments, gases SIMS depth profile 800*b* illustrates another embodiment (e.g., nitrogen and/or oxygen gases) may be introduced into where nitride passivation layer is formed before f (e.g., nitrogen and/or oxygen gases) may be introduced into where nitride passivation layer is formed before formation the processing chamber at a gas flow rate having a range of 65 of the top dielectric layer 108. As show between approximately 100 sccm and approximately  $200$  profile  $800b$ , the nitrogen content rises to a peak (having a sccm. value of greater than 0.1%) corresponding to a depth 808 of

8

from a silicon ingot, and/or any other type of semiconductor/ In some embodiments, passivation of the Si dots 216<br>non-semiconductor and/or deposited or grown (e.g. epi-<br>reduces a size of the Si dots 216 since the passivati process 704 consumes some of the Si dot 216 during formation of the passivation layer 214. For example, the In some embodiments, the tunnel oxide layer 218 com-<br>ises SiO<sub>2</sub> and the thickness of the tunnel oxide layer 218 5 formation of a passivation layer 214 having a thickness of

planarization process may be performed, so that a top<br>surface of the tunnel oxide layer 218 has a substantially<br>topology.<br>FIG. 6 illustrates some embodiments of a 3D view of a<br>series of the Si dots 216. The passivation lay

known techniques.<br>
FIGS. 7A-7B illustrates some embodiments of 3D views 220, and with a protective mask in place, an etching process FIGS . 7A illustrates 3D views of a semiconductor body, 35 control electrode structure. In various embodiments, the FIG. 7A illustrates 3D views of a semiconductor body, 35 control electrode structure. In various embodiments, the 700*a* and 702*a*, corresponding to some embodiments of acts layers may be etched using a dry etchant (e.g. metal or poly-silicon. After formation of the control electrode, a select gate (SG) is formed near a sidewall of the comprises SiO2 and the thickness of the top oxide layer 220 ciated that this disclosure is applicable to a SG first process is less than approximately 250 Angstroms.<br>As shown in 3D view 702a, the top oxide layer 220 is 45

In some embodiments, the passivation process 704 may passivation layer 106, and the quantum dots 104 are repre-

the passivation layer 106. The peak indicates that the nitro-<br>genes of the present disclosure. Those skilled in the art generation layer 106 is greater than the should appreciate that they may readily use the present

ment where nitride passivation layer is formed after forma-<br>tion of the top dielectric layer 108. As shown in SIMS depth that such equivalent constructions do not depart from the tion of the top dielectric layer 108. As shown in SIMS depth that such equivalent constructions do not depart from the profile  $800c$ , the nitrogen content rises to a peak (having a spirit and scope of the present disclos value of greater than 0.1%) corresponding to a depth 808 of make various changes, substitutions, and alterations herein the passivation layer 106. The nitrogen content is slightly 10 without departing from the spirit and the passivation layer 106. The nitrogen content is slightly 10 without departing from the spirit and scope of the present higher than  $800b$  along SIMS depth  $806$  in this case because disclosure. her than 8000 some night remain on the top dielectric layer 108 what is claimed is:<br>Some of the formation of passivation layer 106 after formation 1. A flash memory cell comprising: due to the formation of passivation layer 106 after formation 1. A flash memory cell con of the top dielectric 108. of the top dielectric 108.<br>It will be appreciated that while reference is made 15 a tunnel oxide layer disposed over the semiconductor

25 It will be appreciated that while reference is made 15 a tunnel oxide layer disposed over the semithroughout this document to exemplary structures in discussing aspects of methodologies described herein that those a plurality of quantum dots respectively having a hemi-<br>methodologies are not to be limited by the corresponding spherical shape, which are disposed on and in di methodologies are not to be limited by the corresponding spherical shape, which are disposed on and in direct structures presented. Rather, the methodologies (and structures contact with an upper surface of the tunnel oxid structures presented. Rather, the methodologies (and structures) are to be considered independent of one another and 20 tures) are to be considered independent of one another and 20 a passivation layer comprising a plurality of discrete able to stand alone and be practiced without regard to any of segments respectively disposed over a corre the particular aspects depicted in the Figs. Additionally, one of the plurality of quantum dots and on and in<br>layers described herein, can be formed in any suitable direct contact with the upper surface of the tunnel oxide manner, such as with spin on, sputtering, growth and/or deposition techniques, etc.

Also, equivalent alterations and/or modifications may sections disposed vertically over and in contact with the cur to those skilled in the art based upon a reading and/or upper surface of the tunnel oxide layer, wherein t occur to those skilled in the art based upon a reading and/or upper surface of the tunnel oxide layer, wherein the understanding of the specification and annexed drawings.  $\Box$  plurality of individual sections have sidewal understanding of the specification and annexed drawings. plurality of individual sections have sidewalls that<br>The disclosure herein includes all such modifications and contact sidewalls of the discrete segments of the pas-The disclosure herein includes all such modifications and contact sidewalls of the discrete segments of the pas-<br>alterations and is generally not intended to be limited 30 sivation layer, and wherein the compound layer com alterations and is generally not intended to be limited 30 sivation layer, and wherein the compound layer com-<br>thereby. For example, although the figures provided herein, prises a different material than that of the passiv thereby. For example, although the figures provided herein, prises a different material are illustrated and described to have a particular doping type, layer; and are illustrated and described to have a particular doping type, layer; and<br>it will be appreciated that alternative doping types may be a top oxide layer disposed over the passivation layer and it will be appreciated that alternative doping types may be a top oxide layer disposed over the passivation layer and<br>utilized as will be appreciated by one of ordinary skill in the the compound layer, wherein the top oxid utilized as will be appreciated by one of ordinary skill in the art.

for forming a passivation layer over a plurality of charge passivation layer partially surrounding a first one of the trapping quantum dots in a memory cell. The passivation plurality of quantum dots from an outermost side trapping quantum dots in a memory cell. The passivation plurality of quantum dots from an outermost sidewall layer reduces or even eliminates dangling bonds at an of a second discrete segment of the plurality of discrete layer reduces or even eliminates dangling bonds at an of a second discrete segment of the plurality of discrete interface between quantum dots and a top dielectric layer. 40 segments of the passivation layer partially surr

In the memory cell comprising, a semiconductor substrate, a **a 2**. The flash memory cell of claim 1, wherein the passitunnel dielectric layer disposed over the semiconductor vation layer conformally overlies the pluralit substrate, a plurality of quantum dots disposed over the dots.<br>tunnel dielectric layer, a passivation layer disposed over the 45 3. The flash memory cell of claim 1, wherein the top oxide<br>plurality of quantum dots, and a t plurality of quantum dots, and a top dielectric layer disposed<br>over the passivation layer.<br> **4.** The flash memory cell of claim 1, wherein:<br>
In another embodiment, the present disclosure relates to a<br> **4.** The flash memory

In another embodiment, the present disclosure relates to a the semiconductor substrate comprises silicon;<br>It gate flash memory cell comprising, a silicon (Si) the plurality of quantum dots comprise silicon nanocryssplit gate flash memory cell comprising, a silicon (Si) substrate, source and drain regions disposed within the Si 50 tals;<br>substrate, wherein a channel region is defined between the the tunnel and the top oxide layers comprise silicon substrate, wherein a channel region is defined between the tunnel and source and drain regions, an oxide layer disposed over the dioxide; and source and drain regions, an oxide layer disposed over the dioxide; and<br>
channel region, a plurality of Si dots disposed within the the passivation layer comprises nitrogen, hydrogen, oxide layer, a nitride passivation layer disposed over the Si helium, or oxygen.<br>
dots within the oxide layer, a control gate (CG) disposed 55 5. The flash memory cell of claim 1, further comprising:<br>
a source region and a above the oxide layer, and a select gate (SG) arranged

adjacent to one of the sidewalls of the CG.<br>In yet another embodiment, the present disclosure relates a control gate (CG) dispose to a method of forming a split gate flash memory cell and arranged over a region of the semiconductor sub-<br>comprising, providing a semiconductor substrate, forming a 60 strate that is between the source and drain regions; comprising, providing a semiconductor substrate, forming a 60 strate that is between the source and drain regions; and tunnel dielectric layer over the semiconductor sub-<br>a select gate (SG) disposed over the semiconductor tunnel dielectric layer over the semiconductor substrate, a select gate (SG) disposed over the semiconductor s<br>forming plurality of Si (silicon) dots over the tunnel dielec-<br>strate, adjacent a neighboring sidewall of the C tric layer, forming a top dielectric layer over the Si dots, and<br>forming a nitride passivation layer at an interface between<br>the Si dots and the top dielectric layer.<br>the Si dots and the top dielectric layer.<br>forming a nit

so that those skilled in the art may better understand the

gen content in the passivation layer  $106$  is greater than the should appreciate that they may readily use the present nitrogen content in the top oxide (depth  $806$ ) or the Si dot disclosure as a basis for designing or m disclosure as a basis for designing or modifying other (depth 810). processes and structures for carrying out the same purposes  $\overline{S}$  SIMS depth profile 800*c* illustrates yet another embodi-  $\overline{S}$  and/or achieving the same advantages of the embodiments SIMS depth profile  $800c$  illustrates yet another embodi- 5 and/or achieving the same advantages of the embodiments ment where nitride passivation layer is formed after forma-<br>introduced herein. Those skilled in the art s spirit and scope of the present disclosure, and that they may

- 
- 
- 
- direct contact with the upper surface of the tunnel oxide laver:
- a compound layer comprising a plurality of individual
- ally separates an outermost sidewall of a first discrete segment of the plurality of discrete segments of the The present disclosure relates to a structure and method segment of the plurality of discrete segments of the r<br>Forming a passivation layer over a plurality of charge passivation layer partially surrounding a first one of interface between quantum dots and a top dielectric layer. 40 segments of the passivation layer partially surrounding the present disclosure relates to a second one of the plurality of quantum dots.

vation layer conformally overlies the plurality of quantum

- 
- 
- 
- 
- 
- a control gate (CG) disposed above the top oxide layer and arranged over a region of the semiconductor sub-
- 
- 
- for the si of the top dielectric and the top dielectric extending between outermost lateral boundaries of a The foregoing outlines features of several embodiments extending between outermost lateral boundaries of a that those skilled in the art may better understand the quantum dot and abutting the tunnel oxide layer; and

wherein the passivation layer has a lower surface that is  $15$ . The flash memory cell of claim 13, wherein:<br>co-planar with the flat bottom surface.<br>the nitride passivation layer is conformal over

7. The flash memory cell of claim 1, wherein the passi-<br>vation layer comprises nitrogen.<br>**16.** A flash memory cell comprising:<br>**8.** The flash memory cell of claim 1,<br>3. a semiconductor substrate:

- 8. The flash memory cell of claim 1,<br>
wherein the plurality of quantum dots have a first flat<br>
lower surface that contacts the upper surface of the<br>
tunnel oxide layer; and<br>
wherein the passivation layer has a second flat
- 

9. The flash memory cell of claim 1, wherein the top oxide  $\frac{lager}{q}$ , a passivation layer disposed over the plurality of quantum layer has a non-planar bottom surface and a planar top disposed over the plural disposed over the plural disposed over the plural-

10. The flash memory cell of claim 1, wherein the  $15$  ity of quantum dots are upper surface that is substantially dielectric layer. passivation layer has a bottom surface that is substantially a top dielectric layer;<br>a top dielectric layer disposed over the passivation layer; co-planar with a bottom surface of the plurality of quantum a top dielectric layer disposed over the passivation layer;<br>a compound layer having a lower surface contacting the

If the hast memory cent of claim 1, wherein the surface contacting the top dielectric layer, and side-<br>compound layer has an elevated nitrogen content relative to 20 walls contacting sidewalls of the passivation layer,

- pound layer respectively have opposing sidewalls that wherein the compound layer comprises a different compound layer comprises a different compound layer comprises a different compound layer; and contact sidewalls of the discrete segments of the pas- 25 sivation layer; and
- 
- 
- 
- wherein a channel region is defined between the source partially surround of quantum dots. and drain regions;<br>annot over the channel region and  $\frac{1}{25}$  **18**. The flash memory cell of claim 16, wherein:
- a tunnel oxide layer disposed over the channel region and 35 18. The flash memory cell of claim 16, wherein having an upper surface;
- a plurality of silicon dots contacting the upper surface of  $\frac{d\mathbf{r}}{d\mathbf{a}}$  the plurality of silicon nanocrystality silicon nanocrystality silicon nanocrystality silicon nanocrystality silicon nanocrystality silicon the tunnel oxide layer;<br>the tunnel and the top dielectric layers comprise silicon<br>the tunnel and the top dielectric layers comprise silicon
- a nitride passivation layer comprising a plurality of dis-<br>the tunnel and the tunnel and the top dielectric layers comprise situation of the tunnel and the top dielectric layers compared to the tunnel and the top dielectri crete segments respectively disposed on and in contact 40 dioxide; and<br>with a corresponding one of the plurelity of eilicon data the passivation layer comprises nitrogen, hydrogen, with a corresponding one of the plurality of silicon dots the passivation layer and the principle passivation is not helium or oxygen. and the upper surface of the tunnel oxide layer;<br> **19.** The flash memory cell of claim 16, further compris-<br> **19.** The flash memory cell of claim 16, further compris-
- a top oxide layer disposed over the nitride passivation layer;
- sections disposed vertically over and in contact with the semiconductor substrate,<br>a control gate (CG) disposed above the top dielectric layer sidewalls that contact sidewalls of the plurality of and arranged over a region of the semiconductor strate between the source and drain regions; and discrete agreements of the pitride regionistics lever discrete segments of the nitride passivation layer,<br>wherein the source and drain regions, and<br>wherein the someoned layer commisses a different  $\epsilon_0$  a select gate (SG) disposed over the semiconductor subwherein the compound layer comprises a different  $50$  a select gate (SG) disposed over the semiconductor s<br>material than that of the pitride possivation layer.
- 
- surface and a flat bottom surface abutting the tunnel dielect-<br>sidewall of the CG.<br>14 The flash memory call of claim 13 wherein the nitride  $\frac{55}{10}$  the flash memory cell of claim 16, wherein the

14. The flash memory cell of claim 13, wherein the nitride  $\frac{21}{2}$ . The flash memory cell of classivation layer here a thickness that is less than or equal to passivation layer comprises nitrogen. passivation layer has a thickness that is less than or equal to approximately 30 angstroms.

the nitride passivation layer is conformal over outer

- 
- 
- surface that is co-planar with the first flat lower surface 10<br>and a third flat lower surface of the compound layer.<br>The flat numerical surface of the tunnel dielectric<br>and  $\frac{1}{2}$  and  $\frac{1}{2}$  surface of the tunnel die
- surface.<br>10 The flash memory cell of claim 1 wherein the 15 ity of quantum dots and the upper surface of the tunnel
	-
- dots and that is in direct contact with the tunnel oxide layer. The flash memory cell of claim 1, wherein the upper surface of the tunnel dielectric layer, an upper surface of the tunnel dielectric layer, an upper walls contacting sidewalls of the passivation layer, wherein the upper surface of the compound layer is 12. The flash memory cell of claim 1,<br>wherein the upper surface of the compound layer is<br>below a top surface of the passivation layer and wherein the plurality of individual sections of the com-<br>nound layer respectively have opposing sidewalls that wherein the compound layer comprises a different
	- sivation layer; and<br>wherein the passivation layer ; and<br>wherein the plurality of individual sections of the com-<br> $\frac{1}{2}$

plurality of individual sections of the com fact the flash memory cell of claim 16, wherein the top pound layer have uppermost surfaces below tops of the dielectric layer laterally separates an outermost sidewall of plural dielectric layer laterally separates an outermost sidewall of

13. A flash memory cell comprising:<br>
a discrete segment of the passivation layer that partially<br>
a silicon (Si) substrate;<br>
a silicon (Si) substrate; adjacent discrete segment of the passivation layer that source and drain regions disposed within the Si substrate, adjacent discrete segment of the passivation layer that<br>wherein a channel region is defined between the source partially surrounds an adjacent quantum dot of the p

- the plurality of quantum dots comprise silicon nanocrys-
- 
- 

ing :

- a compound layer comprising a plurality of individual 45 a source region and a drain region disposed within the<br>semiconductor substrate;
	- upper surface of the tunnel oxide layer and having a control gate (CG) disposed above the top dielectric layer<br>and arranged over a region of the semiconductor sub-
		-

material than that of the nitride passivation layer;<br>
a control gate (CG) disposed above the top oxide layer;<br>
and the control gate (CG) disposed above the top oxide layer;<br>
and  $\frac{20}{\frac{1}{2}}$ . The flash memory cell of cl plurality of quantum dots respectively have a rounded upper surface and a flat bottom surface abutting the tunnel dielec-