

(12) United States Patent

Tamura

(54) SEMICONDUCTOR DEVICE AND METHOD SEMICONDUCTOR DEVICE AND METHOD (56) References Cited
FOR DRIVING THE SAME

- (71) Applicant: Semiconductor Energy Laboratory
Co., Ltd., Atsugi-shi, Kanagawa-ken (JP)
- (72) Inventor: **Hikaru Tamura**, Zama (JP) (Continued)
- (73) Assignee: Semiconductor Energy Laboratory Co., Ltd., Kanagawa-ken (JP)

FOREIGN PATENT DOCUMENTS
- (\cdot) Notice. Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. patent is extended or adjusted under 35 U.S.C. $154(b)$ by 0 days.
- (21) Appl . No . : 14 / 611 , 678 OTHER PUBLICATIONS
-

(65) **Prior Publication Data** (Continued)

US 2015/0145006 A1 May 28, 2015

Related U.S. Application Data

(63) Continuation of application No. 13/543,146, filed on Jul. 6, 2012, now Pat. No. 8,952,313.

(30) Foreign Application Priority Data

 (51) Int. Cl.

(52) U.S. Cl.
CPC .. $H01L$ 27/14643 (2013.01); $H01L$ 27/14612 $(2013.01);$ H01L 27/14641 (2013.01);

(Continued)

(58) Field of Classification Search CPC . H01L 27/146; H01L 31/102; H01L 31/0232; H01L 27/14643; H01L 27/14612; H04N 5/355; H04N 5/374

(Continued)

(10) Patent No.: US 9,911,782 B2
(45) Date of Patent: Mar. 6, 2018

(45) Date of Patent:

U.S. PATENT DOCUMENTS

(22) Filed: Feb. 2, 2015 International Search Report (Application No. PCT/JP2012/067243)
dated Aug. 7, 2012.

Primary Examiner — Georgia Y Epps Assistant Examiner — Don Williams (74) Attorney, Agent, or $Firm$ - Robinson Intellectual Property Law Office; Eric J. Robinson

Jul . 15 , 2011 (JP) 2011 - 156679 (57) ABSTRACT arranged in rows and columns, and first transistors fewer than the number of the plurality of pixels. The plurality of pixels each includes a photodiode and an amplifier circuit. The amplifier circuit holds the accumulated charge and includes at least a second transistor electrically connected to a cathode of the photodiode . The cathode of the photodiode in the pixel in an n-th row and the cathode of the photodiode in the pixel in an $(n+1)$ -th row are electrically connected to the first transistor. The number n is a natural number. The pixel in the n-th row and the pixel in the $(n+1)$ -th row are in an identical column.

15 Claims, 12 Drawing Sheets

(2013.01); H01L 27/14621 (2013.01); H01L 27/14627 (2013.01)

(58) Field of Classification Search USPC 250/208.1, 214.1, 214 R; 348/294–312; $231/220, 231, 230, 290-293, 431,$ 327/210, 391, 493, 514, 515

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

Written Opinion (Application No. $PCT/JP2012/067243$) dated Aug.
7, 2012.

* cited by examiner

 -101

 \mathbf{r}

UM.

 \mathbb{I}

FIG. 1A 100 107 $\textcolor{red}{\textsf{m}}$ 109 105 -111 - - We wp - - - - - - - - - - - - - - H $113 - 113$ --*-------------------------*N 103 $\frac{1}{1}$ - - - - - - - - - - - - - - … … mm , W - - - - - - - - - - - - - - - -**FIG. 1B** l column

FIG. 6A

FIG. 8

FIG. 12C

The present invention relates to a semiconductor device operation time.

and a method for driving the semiconductor device. Spective integrals the semiconductor device in the present invention relates to a solid-state imag cifically, the present invention relates to a solid-state imag-
in a davice including a plurelity of pixels provided with improvement in dynamic range. It is another object of one photosensors and to a method for driving the solid-state ¹⁰ embodiment of the present invention to provide a solid-state imaging device. Further, the present invention relates to an invention the quality of

imaging device. Further, the present invention relates to an emaging device that enables improvement in the quality of an imaging device including the solid-state imaging device.

Note that a semiconductor device refers to

A photosensor utilizing an amplifying function of a MOS lating charge with an amount determined by the value of the transistor, called a CMOS sensor, can be manufactured by a current and generating an output signal contain transistor, called a CMOS sensor, can be manufactured by a current and generating an output signal containing the general CMOS process. Thus, manufacturing cost of a amount of the charge as data. The amplifier circuit hold solid-state imaging device including a CMOS sensor in each 25 pixel can be low, and a semiconductor device having a pixel can be low, and a semiconductor device having a electrically connected to a cathode of the photodiode. The photosensor and a display element formed over one sub-
cathode of the photodiode in the pixel in an n-th row strate can be realized. In addition, a CMOS sensor requires cathode of the photodiode in the pixel in an (n+1)-th row are
lower driving voltage than a CCD sensor: therefore, nower electrically connected to the first transi lower driving voltage than a CCD sensor; therefore, power electrically connected to the first transistor. The number n is
consumption of the solid-state imaging device can be sup- 30 a natural number. The pixel in the n-th consumption of the solid-state imaging device can be sup- 30 a natural number. The pixel in the n-th row are pressed.

generally employs, for imaging, a rolling shutter method in ductor device including a plurality of pixels arranged in which an operation to accumulate charge in a photodiode rows and columns, and first transistors fewer th which an operation to accumulate charge in a photodiode rows and columns, and first transistors fewer than the
and an operation to read the charge are sequentially per- 35 number of the plurality of pixels. The plurality o and an operation to read the charge are sequentially per- 35 number of the plurality of pixels. The plurality of pixels each includer formed row by row (see Patent Document 1). In some cases, includes at least red, blue, a formed row by row (see Patent Document 1). In some cases, includes at least red, blue, and green sub-pixels each includ-
such a solid-state imaging device employs a global shutter ing a photodiode passing current having a such a solid-state imaging device employs a global shutter ing a photodiode passing current having a value determined
method in which all the pixels are subjected to an operation by an intensity of light entering the photo method in which all the pixels are subjected to an operation by an intensity of light entering the photodiode, and an
to accumulate charge at a time, instead of the rolling shutter amplifier circuit accumulating charge wit to accumulate charge at a time, instead of the rolling shutter amplifier circuit accumulating charge with an amount deter-
40 mined by the value of the current and generating an output

[Patent Document 1] Japanese Published Patent Application No. 2009-141717

When using either the rolling shutter method or global column.

shutter method, a solid-state imaging device including a In the above semiconductor devices, the off-state current

CMOS sensor requires improved dynamic rang CMOS sensor requires improved dynamic range to perform density of the first transistor and the off-state current density imaging in various environments.

of the second transistor are 10 aA/ μ m or less, preferably 100

illuminance of external light is low (during the night or in a dark room), light entering a photodiode is weak (the amount of the light is small); therefore, exposure time needs to be connected to a pixel in a pixel group provided in the $(n+1)$ -th extended. Moreover, during the exposure time, data of a row and that column by the first transis distorted image of an object is generated when the object 60 using a transistor with extremely low off-state current denmoves or the solid-state imaging device is moved. Thus, sity as the first transistor, mixture of charg moves or the solid-state imaging device is moved. Thus, extended exposure time may lead to generation of data of a extended exposure time may lead to generation of data of a imaging performed with a pixel group provided in the n-th distorted image of the object.

As the size of the solid-state imaging device is reduced, a region of the photodiode which is irradiated with light is ϵ a region of the photodiode which is irradiated with light is 65 pressed. Moreover, by using a transistor with extremely low reduced, which further precludes imaging under an environ-
off-state current density as the second reduced, which further precludes imaging under an environ-
ment where the illuminance of external light is low.
the second transistor as a switching element for holding
 $\frac{1}{2}$

SEMICONDUCTOR DEVICE AND METHOD Low power consumption is one of the important measures
FOR DRIVING THE SAME for evaluation of the performance of a solid-state imaging for evaluation of the performance of a solid-state imaging device. In particular, in a portable electronic device such as TECHNICAL FIELD a mobile phone, high power consumption of a solid-state imaging device leads to a disadvantage of short continuous operation time.

ing device including a plurality of pixels provided with improvement in dynamic range. It is another object of one

display devices and memory devices.

BACKGROUND ART

BACKGROUND ART

A photosensor utilizing an amplifying function of a MOS

A photosensor utilizing an amplifying function of a MOS

A photosensor utilizing an amplifying f amount of the charge as data. The amplifier circuit holds the accumulated charge and includes at least a second transistor cathode of the photodiode in the pixel in an n-th row and the cathode of the photodiode in the pixel in an $(n+1)$ -th row are

A solid-state imaging device including a CMOS sensor One embodiment of the present invention is a semicon-
nerally employs, for imaging, a rolling shutter method in ductor device including a plurality of pixels arranged in signal containing the amount of the charge as data. The REFERENCE amplifier circuit holds the charge accumulated and includes at least a second transistor electrically connected to a Patent Document cathode of the photodiode. The cathode of the photodiode in
45 the sub-pixel in an n-th row and the cathode of the photothe sub-pixel in an n-th row and the cathode of the photo-
diode in the sub-pixel that is provided in an $(n+1)$ -th row and is of a color identical with that of the sub-pixel in the n-th row are electrically connected to the first transistor . The DISCLOSURE OF INVENTION number n is a natural number. The sub-pixel in the n-th row 50 and the sub-pixel in the $(n+1)$ -th row are in an identical column

of the second transistor are 10 aA/ μ m or less, preferably 100 yA/ μ m or less. In the solid-state imaging device according For example, in imaging under an environment where the $55 \text{ yA}/\mu\text{m}$ or less. In the solid-state imaging device according uminance of external light is low (during the night or in a state one embodiment of the present pixel group provided in the n-th row and one column is row and that column by the first transistor. Therefore, by using a transistor with extremely low off-state current denrow and charge accumulated during imaging performed with a pixel group provided in the $(n+1)$ -th row can be supthe second transistor as a switching element for holding

period can be maintained at a low level. Thus, the quality of

data of an image of the object can be improved

BEST MODE FOR CARRYING OUT THE data of an image of the object can be improved.
A transistor can achieve extremely low off-state current $\frac{5}{100}$ INVENTION

A transistor can achieve extremely low off-state current 5 density when including, in a channel formation region, a semiconductor material whose band gap is wider than that of Embodiments of the present invention will be described
silicon and whose intrinsic carrier density is lower than that below in detail with reference to the drawin silicon and whose intrinsic carrier density is lower than that below in detail with reference to the drawings. Note that the of silicon An example of such a semiconductor material is present invention is not limited to the of silicon. An example of such a semiconductor material is present invention is not limited to the following description
an oxide semiconductor. In this specification, an oxide 10 and it will be readily appreciated by t an oxide semiconductor. In this specification, an oxide 10° and it will be readily appreciated by those skilled in the art semiconductor is a metal oxide having semiconductor prop-
that the modes and details of the p

semiconductor is a metal oxide having semiconductor prop-
erties.
By using transistors including an oxide semiconductor in
their channel formation regions as transistors included in the
solid-state imaging device, the leak

shutter method and the global shutter method. In the solid- 20 connection but also a state of indirect connection through a state imaging device, the on state and the off state of the first circuit element such as a wiring state imaging device, the on state and the off state of the first circuit element such as a wiring, a resistor, a diode, or a transistor are selected in accordance with the luminance of transistor, in which current, voltag transistor are selected in accordance with the luminance of transistor, in which current, voltage, or potential can be external light, and electrical continuity can be established supplied or transmitted. between photodiodes in pixels sharing a wiring to which an

output signal is supplied or photodiodes in sub-pixels of the 25 Embodiment 1 output signal is supplied, or photodiodes in sub-pixels of the ²⁵ same color sharing a wiring to which an output signal is supplied. For example, during imaging under an environ-
ment where the illuminance of external light is low the first structure of a solid-state imaging device according to one ment where the illuminance of external light is low, the first structure of a solid-state imaging device according to one
transister in the solid atota imaging device is turned on to embodiment of the present invention, a transistor in the solid-state imaging device is turned on to embodiment of the present invention, a structure of photo-
exteklished activated continuity between photodiodes in rivalsed in the solid-state imaging device, an establish electrical continuity between photodiodes in pixels $\frac{30}{20}$ sensors included in the solid-state imaging device, and connections between the photosensors. Note that this (or sub-pixels of the same color) sharing a wiring to which
an output signal is supplied. Thus, a region of the photodiode
model is used is used an output signal is supplied. Thus, a region of the photodiode
which light enters during the imaging, the amount of charge
accumulated, and the potential of an output signal corre-
sponding to the amount of charge can be i sure time. In other words, the dynamic range of the solid-40 arranged in parallel or substantially parallel to one another state imaging device can be improved.

solid-state imaging device that enables improvement in the arranged in parallel or substantially parallel to one another quality of an image, and a low-power-consumption solid- 45 and which are connected to the data output quality of an image, and a low-power-consumption solid- 45 state imaging device can be provided.

a solid-state imaging device according to one embodiment of the present invention.

FIG. 3A is a circuit diagram of a photosensor, and FIG. 3B column.

is a circuit diagram of a pixel portion including the photo-55 The horizontal selection circuit 103, the data output

eircuit 105, and the data processing

FIGS. 11A to 11C are cross-sectional views illustrating a 65 The horizontal selection circuit 103, the data output method for manufacturing a photodiode and transistors circuit 105, and the data processing circuit 107 may

charge accumulated by imaging, variations in grayscale FIGS. 12A to 12D are diagrams illustrating electronic level due to variations in the length of the charge holding devices.

The solid-state imaging device can employ the rolling fore, a state of connection means not only a state of direct shutter method and the global shutter method. In the solid- 20 connection but also a state of indirect conn

state imaging device can be improved.
According to one embodiment of the present invention, a **103** so that the potentials of the selection lines 109 are According to one embodiment of the present invention, a 103 so that the potentials of the selection lines 109 are solid-state imaging device with improved dynamic range, a controlled, and a plurality of output lines 111 wh controlled, and a plurality of output lines 111 which are that the potentials of output signals are supplied to the output lines 111. Note that the solid-state imaging device 100 may BRIEF DESCRIPTION OF DRAWINGS include another wiring in addition to the selection lines 109
and the output lines 111 illustrated in FIG. 1A.

FIGS. 1A and 1B are diagrams illustrating a structure of 50 Pixels 113 are arranged in a matrix in the pixel portion solid-state imaging device according to one embodiment 101. Each selection line 109 is connected to a plu The present invention.

FIGS. 2A and 2B are circuit diagrams of a pixel portion. Connected to a plurality of pixels 113 provided in one FIGS. 2A and 2B are circuit diagrams of a pixel portion. connected to a plurality of pixels 113 provided in one FIG. 3A is a circuit diagram of a photosensor, and FIG. 3B column.

nsor.
FIG. 4 is a timing chart of a photosensor.
FIG. 4 is a timing chart of a photosensor. least a logic circuit and a switch, or at least the logic circuit FIG. 4 is a timing chart of a photosensor. least a logic circuit and a switch, or at least the logic circuit FIG. 5 is a timing chart of a photosensor. and a buffer. The data output circuit 105 performs amplifi-FIG. 5 is a timing chart of a photosensor. and a buffer. The data output circuit 105 performs amplifi-
FIGS. 6A and 6B are diagrams illustrating one embodi-
cation, conversion, and the like of an output signal supplied FIGS. 6A and 6B are diagrams illustrating one embodi-

⁶⁰ to the output line 111 and sends the amplified and converted
⁶⁰ to the output line 111 and sends the amplified and converted ent of color filters.
FIG. 7 is a circuit diagram of a pixel portion.
FIG. 7 is a circuit diagram of a pixel portion.
Signal to the data processing circuit 107. The data processing FIG. 8 is a circuit diagram of a pixel portion. circuit 107 controls the horizontal selection circuit 103,
FIG. 9 is a timing chart of a photosensor. controls exposure time, and obtains (or generates) image
FIG. 10 is a ti

method for manufacturing a photodiode and transistors circuit 105, and the data processing circuit 107 may be included in a photosensor.

formed over the same substrate as the pixel portion 101. formed over the same substrate as the pixel portion 101.

output circuit 105, and the data processing circuit 107 may in the photosensor 206 is established can be selected. For be partly or fully implemented in a semiconductor device example, during imaging under an environment w

lines 111 for simplicity. In the solid-state imaging device turning on the transistor 213. By establishing electrical 100, the pixel 113 may include sub-pixels provided with red continuity between the photodiode 207 in the (R) , green (G) , and blue (B) color filters for color imaging. 205 and the photodiode 207 in the photosensor 206, the Note that, in FIG. 1B, the pixel 113 includes four sub-pixels: 10 photodiode 207 in the photosensor 205 and the photodiode one red sub-pixel, one blue sub-pixel, and two green sub-

pixels, but its composition is not limited to this. Here, a row

In one embodiment of the present invention, a channel

pixel group and a column pixel group in whi pixel group and a column pixel group in which a pixel 113 including four sub-pixels is considered as one pixel are formed. Note that the selection line 109 and the output line 15 111 are branched so as to be connected to the sub-pixels in 111 are branched so as to be connected to the sub-pixels in sity is lower than that of silicon. As examples of the the pixel 113.

portion 101. The RGB sub-pixels included in each pixel 113 are provided with photosensors. In a pixel group in an n-th row (n is a natural number) and a pixel group in an $(n+1)$ -th a printing method), or the like. A compound semiconductor row, the photosensors provided in sub-pixels which are in 25 such as silicon carbide or gallium nitri row, the photosensors provided in sub-pixels which are in 25 the same column and of the same color are connected to each single crystal, and in order to obtain a single crystal material, other through a switching element 201. Note that "a pixel crystal growth at a temperature signif group in an n-th row" can also be called "pixels in an n-th process temperature for the oxide semiconductor is needed row", and "a pixel group in an $(n+1)$ -th row" can also be or epitaxial growth over a special substrate row", and "a pixel group in an (n+1)-th row" can also be or epitaxial growth over a special substrate is needed. On the called "pixels in an (n+1)-th row".

an R sub-pixel 203 of the pixel 113 in the $(n+1)$ -th row with silicon wafer that can be obtained easily or a glass substrate the switching element 201. The photosensors in the B which is inexpensive and can be applied whe the switching element 201. The photosensors in the B which is inexpensive and can be applied when the size of a sub-pixels of the pixel 113 in the n-th row and the pixel 113 35 substrate is increased. In addition, it is po sub-pixels of the pixel 113 in the n-th row and the pixel 113 35 in the $(n+1)$ -th row are connected to each other with the semiconductor element including an oxide semiconductor switching element 201. The photosensors in the G sub-pixels over an integrated circuit including a normal se switching element 201. The photosensors in the G sub-pixels over an integrated circuit including a normal semiconductor of the pixel 113 in the n-th row and the pixel 113 in the material such as silicon or gallium. Further of the pixel 113 in the n-th row and the pixel 113 in the material such as silicon or gallium. Further, in the case $(n+1)$ -th row are connected to each other with the switching where a crystalline oxide semiconductor is t ($n+1$)-th row are connected to each other with the switching where a crystalline oxide semiconductor is to be obtained in element 201. A transistor can be used as the switching 40 order to improve the performance of a tr

113. Here, a description is given taking a connection In the following description, the case in which an oxide between the R sub-pixel 202 and the R sub-pixel 203 as an 45 semiconductor having the above advantages is used between the R sub-pixel 202 and the R sub-pixel 203 as an 45 semiconductor having the above advantages is used as the example. The photosensors included in the R sub-pixel 202 semiconductor having a wide band gap is given example. The photosensors included in the R sub-pixel 202 semiconductor and the R sub-pixel 203 (in FIG. 2B, a photosensor 205 and gample. and photosensor 206) each include a photodiode 207 and an When a semiconductor material having the above-de-
amplifier circuit 209. The photodiode 207 is a photoelectric scribed characteristics is included in a channel for amplifier circuit 209. The photodiode 207 is a photoelectric conversion element which generates current when a junction 50 region, the transistors 211 and 213 can have extremely small of semiconductors is irradiated with light. The amplifier off-state current density and high withst circuit 209 is a circuit which amplifies current obtained when the transistors 211 and 213 having the above-described
through light reception by the photodiode 207 or which structure are used as switching elements, leakage through light reception by the photodiode 207 or which structure are used as switching elements, leakage of charge holds charge accumulated due to the current. Since each accumulated in the amplifier circuit 209 can be pre holds charge accumulated due to the current. Since each accumulated in the amplifier circuit 209 can be prevented.
pixel includes a photosensor and a photodiode, "pixel" can 55 Moreover, mixture of charge accumulated in th in this specification. The n - th row as appropriate the amplifier circuit 209 in the photosensor in the specification.

The amplifier circuit 209 may have any configuration as 206 in the $(n+1)$ -th row can be prevented.

long as it can amplify current generated in the photodiode Note that it is preferable to use a semiconductor with a

207; 207; the amplifier circuit 209 includes at least a transistor 60 wide band gap such as an oxide semiconductor for active 211 which functions as a switching element. The switching layers of the transistors 211 and 213, but 211 which functions as a switching element. The switching element controls the supply of the current to the amplifier tion is not necessarily limited to this structure. It is possible circuit 209. circuit 209.

213 serving as the switching element 201 with which the 65 photosensor 205 and the photosensor 206 are connected to each other, whether electrical continuity between the pho-con, amorphous germanium, microcrystalline germanium,

6

Alternatively, the horizontal selection circuit 103, the data todiode 207 in the photosensor 205 and the photodiode 207 output circuit 105, and the data processing circuit 107 may in the photosensor 206 is established can example, during imaging under an environment where the such as an IC.
FIG. 1B is an enlarged view of the pixel portion 101. FIG. 5 between the photodiode 207 in the photosensor 205 and the 1B does not illustrate the selection lines 109 and the output photodiode 207 in the phot photodiode 207 in the photosensor 206 is established by continuity between the photodiode 207 in the photosensor

a semiconductor material whose band gap is wider than that of a silicon semiconductor and whose intrinsic carrier denthe pixel 113.
In addition, the solid-state imaging device 100 is not silicon carbide (SiC) or gallium nitride (GaN), an oxide In addition, the solid-state imaging device 100 is not silicon carbide (SiC) or gallium nitride (GaN), an oxide necessarily provided with the sub-pixels illustrated in FIG. semiconductor including a metal oxide such as zin semiconductor including a metal oxide such as zinc oxide 1B when being designed to display black-and-white images. 20 (ZnO), and the like can be given. Among the above semi-
FIG. 2A is an example of a circuit diagram of the pixel conductors, an oxide semiconductor has an advanta conductors, an oxide semiconductor has an advantage such as high mass productivity because an oxide semiconductor can be formed by a sputtering method, a wet process (e.g., Specifically, the photosensor in an R sub-pixel 202 of the tivity because a film thereof can be formed even at room pixel 113 in the n-th row is connected to the photosensor in temperature and therefore the film can be for temperature and therefore the film can be formed over a silicon wafer that can be obtained easily or a glass substrate element 201.
FIG. 2B is an example of a circuit diagram illustrating semiconductor can be easily obtained by heat treatment at FIG. 2B is an example of a circuit diagram illustrating semiconductor can be easily obtained by heat treatment at connections between the photosensors included in the pixels 200° C. to 800° C.

By switching between the on and off states of a transistor shutter method even when a semiconductor other than an 3 serving as the switching element 201 with which the 65 oxide semiconductor, such as amorphous silicon, mic rystalline silicon, polycrystalline silicon, single crystal silipolycrystalline germanium, or single crystal germanium, is FIG. 2B illustrates as an example the case where the used for the active layers of the transistors 211 and 213. wiring PR, the wiring TX, and the wiring OUT are co

transistor, off-state current in this specification is a current wirings included in each of the photosensors in one embodi-
which flows between a source electrode and a drain elec- 5 ment of the present invention is not l which flows between a source electrode and a drain elec- 5 ment of the present invention is not limited to the number in trode when, in the state where the potential of the drain this example. In addition to the above wiri electrode is higher than that of the source electrode and that supplied with a power supply potential, a wiring supplied of a gate electrode, the potential of the gate electrode is less with a signal for resetting the amou source electrode. Furthermore, in this specification, in the 10 of the photosensors.
case of a p-channel transistor, off-state current is a current in one embodiment of the present invention, one wiring
which flows between trode when, in the state where the potential of the drain same column or in the sub-pixels in the same column, and electrode is lower than that of the source electrode or that of these photosensors are not connected to a w a gate electrode, the potential of the gate electrode is greater 15 than or equal to 0 V with respect to the potential of the

other depending on the polarity of the transistor or the levels 20 of potentials applied to the respective electrodes. In general, of potentials applied to the respective electrodes. In general, plurality of photosensors connected to another wiring OUT; in an n-channel transistor, an electrode to which a lower and a wiring TX connected to the first ph potential is applied is called a source electrode, and an may be connected to a wiring TX connected to the second
electrode to which a higher potential is applied is called a photosensor group (see FIG. 2B). In one embodim electrode to which a higher potential is applied is called a photosensor group (see FIG. 2B). In one embodiment of the drain electrode. Further, in a p-channel transistor, an elec- 25 present invention, a wiring PR connect drain electrode. Further, in a p-channel transistor, an elec- 25 trode to which a lower potential is applied is called a drain trode to which a lower potential is applied is called a drain tosensor group may be connected to a wiring PR connected electrode, and an electrode to which a higher potential is to the second photosensor group (see FIG. 2B electrode, and an electrode to which a higher potential is to the second photosensor group (see FIG. 2B). In one applied is called a source electrode. One of a source elec-
embodiment of the present invention, a wiring PA applied is called a source electrode. One of a source elec-
trode and a drain electrode is referred to as a first terminal to the first photosensor group may be connected to a wiring and the other is referred to as a second terminal, and 30 PA connected to the second photosens connections in the photosensors 205 and 206 and a connected to each other in FIG. 2B). tion among the photodiodes 207 of the photosensors 205 and In one embodiment of the present invention, the above 206 and the transistor 213 will be described below (see FIG. configuration can suppress a potential decrease 2B). The configuration of and connections in the sub-pixels delay due to the resistance of the wirings PR, TX or PA. As of the other colors are also as described below. 35 a result, it is possible to prevent a potential su

In the photosensor 205 , an anode of the photodiode 207 is connected to a wiring PR. A cathode of the photodiode 207 controlling the switching of the transistor 211, or a potential
is connected to a first terminal of the transistor 211. A second of a signal for controlling the terminal of the transistor 211 is connected to another semi-
conductor element included in the amplifier circuit 209 ; 40 possible to prevent a potential of a signal to be output from thus, the connection of the second terminal of the transistor the photosensors 205 and 206 from varying, and it is 211 differs depending on the configuration of the amplifier possible to improve the quality of an image. circuit 209. A gate electrode of the transistor 211 is con-
nected to a wiring TX. The wiring TX is supplied with a
the photosensors 205 and 206 in which the amplifier circuit potential of a signal for controlling the switching of the 45 transistor 211. The photosensor 205 is connected to a wiring switching element, the amplifier circuit 209 is not limited to OUT. The wiring OUT is supplied with a potential of an this configuration. Although the configuration in which one output signal which is output from the amplifier circuit 209. transistor functions as one switching element Note that the wiring OUT corresponds to the output line 111 plurality of transistors may function as one switching ele-
of the solid-state imaging device 100 (see FIG. 1A). 50 ment in one embodiment of the present inventio

A first terminal of the transistor 213 is connected to the each other either in parallel, in series, or in parallel and cathode of the photodiode 207 in the photosensor 205. A series. second terminal of the transistor 213 is connected to a 55 In this specification, the state in which transistors are cathode of the photodiode 207 in the photosensor 206. A connected to each other in series, for example, m cathode of the photodiode 207 in the photosensor 206. A connected to each other in series, for example, means a state gate electrode of the transistor 213 is connected to a wiring in which only one of a first terminal and PA. The wiring PA is supplied with the potential of a signal of a first transistor is connected to only one of a first terminal for controlling the switching of the transistor 213, in accor-
discussed terminal of a second transistor. Further, the
dance with the luminance of external light.
 $\frac{60}{100}$ state in which transistors are connected to ea

ponents which are connected to each other, there is a case transistor is connected to a first terminal of a second transformed where one conductive film has functions of a plurality of sistor and a second terminal of the f where one conductive film has functions of a plurality of sistor and a second terminal of the first transistor is concomponents such as the case where part of a wiring func- nected to a second terminal of the second transi tions as an electrode. In this specification, the term "con-65 FIG. 2B illustrates the case where the transistors 211 and nection" also means a case where one conductive film has 213 each include the gate electrode only on nection" also means a case where one conductive film has 213 each include the gate electrode only on one side of the functions of a plurality of components.

8

ed for the active layers of the transistors 211 and 213. wiring PR, the wiring TX, and the wiring OUT are con-
Unless otherwise specified, in the case of an n-channel ected to each of the photosensors; however, the number nected to each of the photosensors; however, the number of amplifier circuit 209, or the like may be connected to each

these photosensors are not connected to a wiring OUT (another wiring OUT) connected to the photosensors in the pixels in another column or in the sub-pixels in another source electrode. Column and are electrically isolated therefrom. In addition,
The names of the "source electrode" and the "drain in one embodiment of the present invention, a first photo-
electrode" included in the transi to the first photosensor group may be connected to a wiring PA connected to the second photosensor group (they are not

> 35 a result, it is possible to prevent a potential supplied to the anode of the photodiode 207, a potential of a signal for possible to prevent a potential of a signal to be output from

the photosensors 205 and 206 in which the amplifier circuit 209 includes only one transistor 211 which functions as a transistor functions as one switching element is described, a the solid-state imaging device 100 (see FIG. 1A). \qquad so ment in one embodiment of the present invention. In the case The structure and connections of the photosensor 206 are where a plurality of transistors functions The structure and connections of the photosensor 206 are where a plurality of transistors functions as one switching the same as those of the photosensor 205 described above. element, the plurality of transistors may be co the same as those of the photosensor 205 described above. element, the plurality of transistors may be connected to A first terminal of the transistor 213 is connected to the each other either in parallel, in series, or in

in which only one of a first terminal and a second terminal nce with the luminance of external light.

Even when a circuit diagram illustrates independent com-

parallel means a state in which a first terminal of a first Even when a circuit diagram illustrates independent com-
parallel means a state in which a first terminal of a first
ponents which are connected to each other, there is a case
transistor is connected to a first terminal of

active layer. When the transistors 211 and 213 each include

a pair of gate electrodes having the active layer sandwiched The photosensor 205 in the n-th row and the m-th column therebetween, one of the gate electrodes is supplied with a (n, m) is connected to a wiring TX [nm1] amo signal for controlling switching, and the other of the gate TX. The photosensor 206 in the $(n+1)$ -th row and the m-th electrodes may be in a floating state (i.e., electrically iso-
lated) or may be supplied with a potential. In the latter case, $\frac{1}{5}$ the wirings TX. Note that the wiring TX_[nm1] and the
the pair of electrodes may be the pair of electrodes may be supplied with the same level of potential, or only the other of the gate electrodes may be of potential, or only the other of the gate electrodes may be present invention is not limited to this; the wirings TX may supplied with a fixed potential such as a ground potential. By be connected to each other as descri controlling the level of potential supplied to the other of the The cathode of the photodiode 207 of the photosensor 205 gate electrodes, the threshold voltage of the transistors 211 10 in the n-th row and the m-th column gate electrodes, the threshold voltage of the transistors 211 10 and 213 can be controlled.

circuit diagram of an example of the photosensors 205 and 213. The gate electrode of the transistor 213 is connected to 206. Since the photosensor 206 has the same structure and 15 a wiring PA_{m} mong wirings PA. Note th connections as the photosensor 205, only the photosensor and PA may be independently provided for the respective col-
205 is described here.

fier circuit 209 includes a transistor 215 and a transistor 217 In the above-described configuration, a plurality of phoin addition to the transistor 211. In the transistor 215, the 20 tosensors 205 connected to the wiring OUT $\lfloor m \rfloor$ for the m-th column are current value or resistance value between a first terminal and column and to the current value or resistance value between a first terminal and column and to the wiring VR_[m] for the m-th column are a second terminal thereof is determined by a potential not connected to the wirings OUT for columns oth a second terminal thereof is determined by a potential and connected to the wirings OUT for columns other than the supplied to the second terminal of the transistor 211. The m-th column and to the wirings VR for columns ot supplied to the second terminal of the transistor 211. The m-th column and to the wirings VR for columns other than transistor 217 functions as a switching element for supplying the m-th column, and thus are electrically i a potential of an output signal determined by the current 25

value or resistance value, to the wiring OUT. FIG. 3B.

Specifically, in FIG. 3A, the second terminal of the The above configuration can suppress a potential decrease

transistor 211 is connected to a gate electrode of the transistor 211 is connected to a gate electrode of the tran-
sistor 215. The first terminal of the transistor 215 is con-
or PA, as in the case shown in FIGS. 2A and 2B. As a result, nected to a wiring VR which is supplied with a high power 30 it is possible to prevent a potential supplied to the anode of supply potential (VDD) (also called high power supply the photodiode 207, a potential of a signal for controlling the potential line). The second terminal of the transistor 215 is switching of the transistor 211 , or a potential line). The second terminal of the transistor 215 is switching of the transistor 211, or a potential of a signal for connected to a first terminal of the transistor 217. A second controlling the switching of the t terminal of the transistor 217 is connected to the wiring within the pixel portion 101. Accordingly, it is possible to OUT. A gate electrode of the transistor 217 is connected to 35 prevent a potential of a signal to be ou OUT. A gate electrode of the transistor 217 is connected to 35 a wiring SE, and the wiring SE is supplied with a potential of a signal for controlling the switching of the transistor 217. possible to improve the quality of an image.
Note that the wiring SE corresponds to the selection line 109 Note that in FIGS. 3A and 3B, oxide semiconductor

transistor 211 and the gate electrode of the transistor 215 are that is, the transistors 215 and 217. When oxide semicon-
connected to each other is denoted by a node FD. The ductor films are used for active layers of all connected to each other is denoted by a node FD. The ductor films are used for active layers of all of the transistors current value or resistance value between the first terminal in the pixel portion 101, the manufacturin current value or resistance value between the first terminal in the pixel portion 101, the manufacturing process can be and the second terminal of the transistor 215 is determined simplified. Alternatively, a semiconductor by the amount of charge accumulated at the node FD. In 45 addition to this, the potential of the output signal output from addition to this, the potential of the output signal output from rystalline silicon, polycrystalline silicon, single crystal sili-
the second terminal of the transistor 217 is determined by a con, amorphous germanium, micr potential of a signal for controlling the switching of the polycrystalline germanium, or single crystal germanium, transistor 217. In order to hold charge at the node FD more may be used for active layers of the transistor

FIG. 3B is a circuit diagram showing the case where the single crystal silicon is used for active layers of the transisphotosensors 205 and 206 in FIG. 2B have the above-
tors 215 and 217, image data can be read from the p

wiring SE $_{\text{[n]}}$ among wirings SE. The photosensors 206 described. A description is given taking the pixels in the provided in the $_{\text{[n+1]}}$ -th row is connected to a wiring m-th column in the pixel portion 101 as a SE_{n+1} . Note that the wirings SE are independently is an example of a timing chart showing potentials applied

natural number) are connected to a wiring PR [m] among wiring OUT [m]. FIG. 4 is also an example of a timing chart
wirings PR, to a wiring OUT [m] among wirings OUT, and showing potentials applied to wirings SE [1] to SE [wirings PR, to a wiring OUT $[m]$ among wirings OUT, and showing potentials applied to wirings SE $[1]$ to SE $[n+1]$ to a wiring VR $[m]$ among wirings VR. Note that the and potentials applied to a node FD $[n]$ and a node F wirings PR are preferably independently provided for the [n+1] in the pixels in rows in the pixel portion 101.

respective columns. The wirings VR may also be indepen- 65 Note that in the timing chart in this embodiment, f

10

d 213 can be controlled.

Next, an example of a specific configuration of the 207 of the photosensor 206 in the $(n+1)$ -th row and the m-th Next, an example of a specific configuration of the 207 of the photosensor 206 in the $(n+1)$ -th row and the m-th photosensors 205 and 206 will be described. FIG. 3A is a column is connected to the second terminal of the t photosensors 213. The gate electrode of the transistor 213 is connected to the second terminal of the transistor 213 is connected to 5 is described here.

205 illustrated in FIG. 3A, the ampli-

205 each other as described above.

the m-th column, and thus are electrically isolated from the photosensors in columns other than the m-th column (see

photosensors in the pixel portion 101 from varying, and it is

the solid-state imaging device 100 (see FIG. 1A). may be used for active layers of the transistors included in In FIG. 3A, a node where the second terminal of the 40 the amplifier circuit 209 except the transistors 211 and simplified. Alternatively, a semiconductor other than an oxide semiconductor, such as amorphous silicon, microc-FD.
FIG. 3B is a circuit diagram showing the case where the single crystal silicon is used for active layers of the transis-

described structure.

The photosensor 205 in the n-th row is connected to a 55 Next, a method for driving the pixel portion 101 is

wiring SE_[n] among wirings SE. The photosensors 206 described. A description is given tak m-th column in the pixel portion 101 as an example. FIG. 4 provided for the respective rows. to the wiring TX [nm1], the wiring TX [nm2], the wiring TR [mm2], the wiring TR [mm2], the wiring VR [m], and the The photosensors provided in the m-th column (m is a 60 PA $[m]$, the wiring PR $[m]$, the wiring VR $[m]$, and the natural number) are connected to a wiring PR $[m]$ among wiring OUT $[m]$. FIG. 4 is also an example of a timi

above-described wirings are supplied with a high-level

potential and a low-level potential. Specifically, it is The value of the current varies depending on the intensity of assumed that the wiring TX [nm1] and the wiring TX light. In other words, as the intensity of light ent assumed that the wiring TX_{nn} and the wiring TX_{nn} light. In other words, as the intensity of light entering the [nm2] are supplied with high-level potentials HTX_{nn} [nm1] botodiode 207 increases, the value of the curre [nm2] are supplied with high-level potentials HTX [nm1] photodiode 207 increases, the value of the current increases and HTX [nm2], respectively, and low-level potentials and the amount of charge leaking out from the node and HTX [nm2], respectively, and low-level potentials and the amount of charge leaking out from the node FD [n] LTX [nm1] and LTX [nm2], respectively; the wirings SE $\frac{5}{2}$ and the node FD [n+1] also increases. In cont LTX [nm1] and LTX [nm2], respectively; the wirings $SE_$ 5 and the node FD [n+1] also increases. In contrast, as the [1] to SE [n+1] are supplied with high-level potentials intensity of light entering the photodiode 207 d hair level potential HOUT $\lfloor m \rfloor$ and a low-level potential the intensity of light becomes, the smaller the amount of high-level potential HOUT $\lfloor m \rfloor$. Note that the wiring VP $\lfloor m \rfloor$ is agguined to be change becom LOUT $[m]$. Note that the wiring VR $[m]$ is assumed to be
supplied with VDD, and thus is not shown in FIG. 4. Then, at a time T3, the potential of the wiring TX $[m1]$

condition where there is no electrical continuity between the LTX Lm1 and the potential of the wiring TX Lm2 is
photodiode 207 of the photosensor 205 in the n-th row and changed from the potential HTX m2 photodiode 207 of the photosensor 205 in the n-th row and changed from the potential HTX \lfloor nm2] to the potential the photodiode 207 of the photosensor 206 in the $(n+1)$ -th \lfloor LTX \lfloor nm2], so that the transisto the photodiode 207 of the photosensor 206 in the $(n+1)$ -th LTX \lfloor mm2], so that the transistor 211 is turned off. Accord-
row, that is, a condition where the transistor 213 is in the off 20 ingly, the movement of charge row, that is, a condition where the transistor 213 is in the off 20 state. In the driving method, the wiring PA \lfloor [m] is always at state. In the driving method, the wiring PA $_{m}$ is always at node FD $_{n}$ to the photodiode 207 is stopped; thus, the potential LPA $_{m}$.

changed from the potential LPR $\lfloor m \rfloor$ to the potential HPR $\lfloor m \rfloor$ called " exposure period 301" and an operation during the $\lfloor m \rfloor$. Further, at the time T1, the potential of the wiring 25 exposure period 301 is c TX_{n} [nm1] is changed from the potential LTX_{$_{n}$}[nm1] to the Next, at a time T4, the potential of the wiring SE_{$_{n}$}[1] potential HTX_{$_{n}$}[nm1], and the potential of the wiring TX_{$_{n}$} connected to the photosens potential HTX [nm1], and the potential of the wiring TX connected to the photosensor 205 of the pixel in the first row
[nm2] is changed from the potential LTX [nm2] to the is changed from the potential LSE [1] to the poten potential HTX_[nm2]. When the potentials of the wiring HSE_[1], so that the transistor 217 included in the photo-
TX_[nm1] and the wiring TX_[nm2] are changed to the 30 sensor 205 of the pixel in the first row is turned on potential HTX_[nm1] and the potential HTX_[nm2], respec-
tively, the transistor 211 is turned on. At the time T1, the in the photosensor 205 in the first row, charge is moved from wirings SE [1] to SE [n+1] are supplied with the potentials LSE [1] to LSE [n+1], respectively.

Next, at a time T2, the potential of the wiring PR_[m] is 35 changed from the potential HSE_[1] to the potential LSE_
changed from the potential HPR_[m] to the potential LPR_ [1], so that the movement of charge from the wi and the wiring TX_{nm2} are kept at the potential HTX_{nm2} and the potential of the wiring OUT₋[m] in the pixel in the [nm1] and the potential HTX_{nm2}], respectively, and the first row is determined. The potential of th potentials of the wirings $SE[1]$ to $SE[n+1]$ are kept at the 40 [m] in the pixel in the first row corresponds to the potential
potentials $LSE[1]$ to $LSE[n+1]$, respectively. Accordingly, of the output signal of the photosen the node FD $[n]$ and the node FD $[n+1]$ are supplied with the potential HPR $[m]$; thus, the amounts of charge held at the potential HPR $[m]$; thus, the amounts of charge held at the output signal contains object image data generated by the the node FD $[n+1]$ are reset. A period pixel in the first row and the m-th column. A period from t from the time T1 to the time T2 is called " reset period 300 " 45 and an operation during the reset period 300 is called " reset and an operation during the reset period 300 is called "reset operation during the readout period 302 is called "read operation". The timing of when the wiring SE [1] is sub-

and the potentials of the wiring TX_[nm1] and the wiring ate.
TX_[nm2] are changed at the time T1. However, it is 50 From the time T5, the wirings SE_[2] to SE_[n+1] are acceptable that the potentials of the wiring TX_[acceptable that the potentials of the wiring TX_{mm}] and also subjected to the read operation in sequence, so that the the wiring TX_{mm}] are changed before the potential of the potential of the wiring OUT_{mm}] is determin wiring PR₋[m] is changed. By turning on the transistor 211 as shown in FIG. 4. The potential of the wiring OUT₋[m] before the potential of the wiring PR₋[m] is changed, the determined in sequence corresponds to the p node FD $[n+1]$ can be reset com- 55 pletely.

charge held at the node FD_{n}] and the node FD_{n+1} but
also the amount of charge held at the nodes FD in all the operation, an accumulation operation, and a read operation. photosensors of the pixels in the m-th column (e.g., the node 60 In other words, object image data can be obtained by performing the reset operation, the accumulation operation,

Then, at the time T2, the potential of the wiring PR_[m] and the read operation on the pixels in all the columns.
is changed to the potential LPR_[m], so that a reverse bias In the global shutter method, all the pixels are enters the photodiode 207 in a state where a reverse bias 65 time, so that the wirings TX for the pixels in all the columns voltage is applied to the photodiode 207, current flows from change in potential at a time in t the cathode of the photodiode 207 toward the anode thereof.

[1] to SE_[n+1] are supplied with high-level potentials

HSE_[1] to HSE_[n+1], respectively, and low-level potentials

transity of light entering the photodiode 207 decreases, the

transity of light entering the photodiod

supplied with VDD, and thus is not shown in FIG. 4. 15 Then, at a time T3, the potential of the wiring TX _ [nm1]
FIG 4 is a timing chart showing the driving method in a is changed from the potential HTX _ [nm1] to the po FIG. 4 is a timing chart showing the driving method in a is changed from the potential HTX min1 to the potential relation where there is no electrical continuity between the LTX [nml] and the potential of the wir potential LPA [m].

potential of the wiring PR [m] is determined. A period from the time T2 to the time T3 is first, at a time T1, the potential of the wiring PR [m] is determined. A period from the time T2 to the time T3 First, at a time T1, the potential of the wiring PR [m] is determined. A period from the time T2 to the time T3 is changed from the potential LPR [m] to the potential HPR called "exposure period 301" and an operation durin

in the photosensor 205 in the first row, charge is moved from the wiring VR_{m} to the wiring OUT $_{m}$.

Next, at a time T5, the potential of the wiring SE $[1]$ is pixel in the first row and the m-th column. A period from the time $T4$ to the time $T5$ is called "readout period 302 " and an operation". The timing of when the wiring SE [1] is sub-
Here, for simplicity, the potential of the wiring PR [m] jected to the read operation can be determined as appropri-

determined in sequence corresponds to the potential of an output signal of the photosensor 205 of the pixel in the m-th extely.

external of the output signal contains object

Although not illustrated in FIG. 4, not only the amount of image data generated by the pixel in the m-th column.

change in potential at a time in the same manner as the wiring $TX \text{[mm]}$ and the wiring $TX \text{[mm]}$.

A period between the end of the accumulation operation photodiode which light enters is increased and a change in and the start of the read operation, during which charge is the potential of the node FD (specifically, the and the start of the read operation, during which charge is the potential of the node FD (specifically, the node FD $[n]$) held at the nodes FD in the pixels in each column, is called is increased without extending the expo "charge holding period". In the global shutter method, all the Since electrical continuity between the photosensor of the pixels are subjected to the reset operation and the accumu- 5 pixel in the n-th row and the photosen pixels are subjected to the reset operation and the accumulation operation at a time; therefore, the timing of the end of lation operation at a time; therefore, the timing of the end of $(n+1)$ -th row is established, the resolution of obtained data the exposure period is the same in all the pixels; however, of an image of an object is lower t the exposure period is the same in all the pixels; however, of an image of an object is lower than that obtained in the the pixels are sequentially subjected to the read operation case where such electrical continuity is n row by row, so that the length of the charge holding period However, the driving method described below is preferable varies from one row to another. For example, the charge 10 because, in the environment where the luminan varies from one row to another. For example, the charge 10 because, in the environment where the luminance of external holding period for the pixels in the first row is between the light is low, imaging in which the resolu holding period for the pixels in the first row is between the light is low, imaging in which the resolution is reduced and time T3 and the time T4, and the charge holding period for the exposure period is not extended resu the pixels in the second row is between the time T3 and the of an image than imaging in which the exposure period is time T5. The read operation is performed row by row; extended. Note that the driving method described bel therefore, the timing of when the readout period is started 15 varies from one row to another. Thus, the length of the varies from one row to another. Thus, the length of the method" such that it is distinguished from the normal GS charge holding period for the photosensors in the pixels in driving method.

the photosensors in all the pixels ideally provide output 20 embodiment of the present invention is described taking the signals having potentials of the same level. However, in the pixels in the m-th column in the pixel p signals having potentials of the same level. However, in the pixels in the m-th column in the pixel portion 101 as an case where the length of the charge holding period varies example. FIG. 5 is an example of a timing char from one pixel row to another, if charge accumulated at the potentials applied to the wiring TX_[nm1], the wiring TX_
nodes FD in the pixels in each row leaks out over time, the ${\rm [nm2]}$, the wirings SE_[1] to SE_[n+1], t one row to another, and image data varies in grayscale level $\text{OUT}[m]$ in the light-entrance-region-increasing GS driv-
from one row to another.

transistor 211 with significantly small off-state current can The light-entrance-region-increasing GS driving method
be used as a switching element for holding charge accumu- 30 is different from the driving method accordi be used as a switching element for holding charge accumu- 30 lated in the photosensor 205, specifically, charge accumu-
lated at the node FD. In that case, even when an image is and the wiring PA_{m} and the potentials of the node FD_{m} lated at the node FD. In that case, even when an image is and the wiring PA _ [m] and the potentials of the node FD _ [n] taken by the global shutter method, it is possible to suppress and the wiring OUT _ [m]. Here, the l variations in the grayscale level of image data due to increasing GS driving method is described with reference to variations in the length of the charge holding period, and it 35 the description of the normal GS driving m variations in the length of the charge holding period, and it 35 the description of the normal GS driving method .
In the light-entrance-region-increasing GS driving
Note that the driving method according to the timing cha

called "normal GS driving method". sensor of the pixel in the $(n+1)$ -th row, the potential LTX
In the case where the normal GS driving method is 40 [nm2] is always applied to the wiring TX_[nm2]. Therefore,
performed usin image data of the n-th row and image data of the $(n+1)$ -th potential of the wiring PR $[m]$ is changed from the potential row are mixed; however, the mixing of these image data can LPR $[m]$ to the potential HPR $[m]$. Furth be prevented because the transistor 213 has extremely low 45 TX_[nm1] for the photosensor of the pixel in the n-th row
off-state current density. is changed from the potential LTX_[nm1] to the potential

In the case of imaging using the normal GS driving HTX [nm1]. Accordingly, only the transistor 211 in the method, when the luminance of external light is low and the photosensor of the pixel in the n-th row is turned on. A method, when the luminance of external light is low and the photosensor of the pixel in the n-th row is turned on. At the intensity of light entering the photodiode of each pixel is time T1, the potentials LSE_[1] to LSE_[intensity of light entering the photodiode of each pixel is time T1, the potentials LSE $[1]$ to LSE $[n+1]$ are applied to low, the amount of charge flowing out from the node FD 50 the wirings SE $[1]$ to SE $[n+1]$, respec low, the amount of charge flowing out from the node FD 50 the wirings SE_[1] to SE_[n+1], respectively.
during the accumulation operation is small and a change in Next, at a time T2, the potential of the wiring PR_[m] is
t increased by extending the exposure period; however, [m]. At the time T2, the potential of the wiring TX_[nm1] is extending the exposure period may result in a reduction in kept at the potential HTX_[nm1], and the potentia extending the exposure period may result in a reduction in kept at the potential HTX $[mm1]$, and the potentials of the the quality of an image, for example, obtainment of data of 55 wirings $SE[1]$ to $SE[nn+1]$ are kept at the quality of an image, for example, obtainment of data of 55 wirings $SE[1]$ to $SE[n+1]$ are kept at the potentials a distorted image of an object.
LSE [1] to LSE [n+1], respectively. Accordingly, the node

and 2B and FIGS. 3A and 3B, a driving method that amount of charge held at the node FD_[n] is reset.
suppresses such possibility can be performed. A description Here, for simplicity, the potential of the wiring PR_[m] will will be now given of a driving method according to one 60 and the potential of the wiring TX [nml] are changed at the embodiment of the present invention, which is different from time T1. However, it is acceptable that the embodiment of the present invention, which is different from time T1. However, it is acceptable that the potential of the the normal GS driving method.

Specifically, in this driving method, the transistor 215 wiring PR [m] is changed. By turning on the transistor 211 illustrated in FIGS. 2A and 2B and FIGS. 3A and 3B is before the potential of the wiring PR [m] is changed illustrated in FIGS. 2A and 2B and FIGS. 3A and 3B is before the potential of the wiring PR_{m} is changed, the turned on and electrical continuity between the photosensor ϵ and ED_{m} can be reset completely. of the pixel in the n-th row and the photosensor of the pixel Although not illustrated in FIG. 5, not only the amount of in the $(n+1)$ -th row is established, so that a region of a charge held at the node FD_[n] but also t

the exposure period is not extended results in higher quality extended. Note that the driving method described below is called "light-entrance-region-increasing GS driving

the last row is the longest.
When an image of a uniform grayscale level is obtained, region-increasing GS driving method according to one region-increasing GS driving method according to one From one row to another.

However, in one embodiment of the present invention, the FD_{n} and the node FD_{n+1} .

Note that the driving method according to the timing chart method, in order to establish electrical continuity between in FIG. 4 is a general global shutter method, and thus is the photosensor of the pixel in the n-th row

F-state current density.
In the case of imaging using the normal GS driving HTX [nm1]. Accordingly, only the transistor 211 in the

distorted image of an object.

By using the pixel configuration illustrated in FIGS. 2A FD [n] is supplied with the potential HPR [m]; thus, the FD_{n} is supplied with the potential HPR $[m]$; thus, the

the normal GS driving method.
Specifically, in this driving method, the transistor 215 wiring PR [m] is changed. By turning on the transistor 211

charge held at the node FD_[n] but also the amount of charge

m-th column and odd-numbered rows (e.g., the node $FD[1]$ and the node $FD[3]$) are reset.

T2, the potential of the wiring PR_{m} is changed to the 5 the charge holding period for the photosensors of the pixels notential LPR [m] Further at the time T2 after the noten. in the last row is the longest. When an ima potential LPR [m]. Further, at the time T2, after the poten-
tial of the strive potential of the stranged the potential of the grayscale level is obtained, the photosensors in all the pixels tial of the wiring PR [m] is changed, the potential of the grayscale level is obtained, the photosensors in all the pixels
wiring PA [m] is changed from the potential I PA [m] to the ideally provide output signals having p wiring PA $_{\rm [m]}$ is changed from the potential LPA $_{\rm [m]}$ to the ideally provide output signals having potentials of the same
representing $_{\rm [m]}$ Consequently, the transistor 213 is level. However, also in the light potential HPA [m]. Consequently, the transistor 213 is level. However, also in the light-entrance-region-increasing turned on, so that electrical continuity between the photo- 10 GS, in the case where the length of the cha Furned on, so that electrical continuity between the photo-
sensor of the pixel in the n-th row and the photosensor of the
pixel in the n-th row and the photosensor of the
pixel in the n-th row is established. Thus, the p region of a photodiode which light enters, thereby increasing significantly small off-state current can be used as a switch-
the amount of charge flowing out during a certain period ing element for holding charge accumulat

 LTX_{min} , so that the transistor 211 is turned off. Accord-
ingly, the movement of charge from the node FD_{min} to the quality of an image. photodiode 207 is stopped; thus, the potential of the node As described above, the solid-state imaging device 100 FD_[n] is determined. This produces the same effect as that 25 according to one embodiment of the present invention can produced by increasing a region of a photodiode which light employ the normal GS driving method and th produced by increasing a region of a photodiode which light employ the normal GS driving method and the light-en-
enters, thereby increasing the amount of charge flowing out trance-region-increasing GS driving method in co

chart of FIG. 5 in the same manner as that indicated with the ing black (whether the imaging has been conducted in the timing chart of FIG. 4. The wirings $SE[1]$ to $SE[n+1]$ are dark) with the data processing circuit 107. timing chart of FIG. 4. The wirings $SE[1]$ to $SE[1+1]$ are dark) with the data processing circuit 107. When it is subjected in sequence to the operation performed during the determined that the image data contains much da subjected in sequence to the operation performed during the determined that the image data contains much data repre-
readout period 302, so that the potential of the wiring senting black (whether the imaging has been condu readout period 302, so that the potential of the wiring senting black (whether the imaging has been conducted in OUT_[m] is determined in sequence as shown in FIG. 5. The 35 the dark), the driving method can be switched to potential of the wiring OUT_[m] determined in sequence entrance-region-increasing GS driving method. Note that the corresponds to the potential of an output signal of the switching can be performed either automatically wit corresponds to the potential of an output signal of the switching can be performed either automatically with the photosensor 205 of the pixel in the m-th column. The data processing circuit 107 or by a user. potential of the output signal contains object image data The solid-state imaging device 100 according to one generated by the pixel in the m-th column. 40 embodiment of the present invention has the circuit con-

driving method, the potential of the wiring OUT [m] in the 3B, enables adjustment of the exposure period, is capable of pixel in the n-th row is determined. This potential contains employing the normal GS driving method an image data generated by the pixel in the m-th column. Since entrance-region-increasing GS driving method in combina-
in the pixel in the $(n+1)$ -th row, the wiring TX_{n} is 45 tion, and has improved dynamic range. in the pixel in the $(n+1)$ -th row, the wiring TX_{nn2} is 45 tion, and has improved dynamic range.
always at the potential LTX_{nn2} , the potential of the In FIGS. 2A and 2B and FIGS. 3A and 3B, in a group of wiring OUT_[m] in the $(n+1)$ -th row is not changed even the pixels in the same column, a photodiode of a pixel in one when the wiring SE_[n+1] is changed to the potential row and a photodiode of a pixel in the next row ar HSE $[n+1]$. Therefore, the potential of the output signal is not output.

wirings SE $[1]$ to SE $[n+1]$ are subjected in sequence to the operation performed during the readout period 302; thereoperation performed during the readout period 302 ; there appropriate. For example, in a pixel group in the same fore, it is possible that the potential of the wiring OUT_[m] column, either three or four rows of photodio fore, it is possible that the potential of the wiring OUT $[m]$ column, either three or four rows of photodiodes can be for the pixel in the $(n+1)$ -th row slightly changes. In other 55 connected to one another. words, it is possible that an output signal with a potential Since the solid-state imaging device 100 according to one lower than the potential of the output signal of the n-th row embodiment of the present invention can employ the normal is output from the $(n+1)$ -th row; in such a case, image data GS driving method and the light-entrance-region-increasing
corresponding to the potential of an output signal of the pixel GS driving method in combination, it circuit 107 in the solid-state imaging device 100 (see FIG. light-entrance-region-increasing GS driving method, and the 1A) is provided with a circuit for removing such image data. other region is operated by the normal GS The timing of when the wiring SE_[1] is subjected to the The solid-state imaging device 100 according to one read operation can be determined as appropriate.

held at the nodes FD in the photosensors of the pixels in the The light-entrance-region-increasing GS driving method m-th column and odd-numbered rows (e.g., the node FD [1] employs the global shutter method like the norma driving method. Therefore, the length of the charge holding period varies from one row to another. Thus, the length of Next, the exposure period 301 is described. At the time period varies from one row to another. Thus, the length of the wiring PR [m] is changed to the $\frac{5}{2}$ the charge holding period for the photosensors of the pixels

the amount of charge flowing out during a certain period
from the node FD_[n] reset.
At the time T3, the potential of the wiring TX_[nm1] is 20 Thus, it is possible to suppress variations in the grayscale
changed from the

during a certain period from the node FD [n] reset. For example, when the luminance of external light is high,
Next, the readout period 302 is described. From the time the normal GS driving method is employed to determine,

merated by the pixel in the m-th column. 40 embodiment of the present invention has the circuit con-
Note that in the pixel in the n-th row, as in the normal GS figuration illustrated in FIGS. 2A and 2B and FIGS. 3A and Note that in the pixel in the n-th row, as in the normal GS figuration illustrated in FIGS. 2A and 2B and FIGS. 3A and driving method, the potential of the wiring OUT [m] in the 3B, enables adjustment of the exposure perio

row and a photodiode of a pixel in the next row are connected to each other with a transistor (a switching t output.
However, according to the timing chart of FIG. 5, the one embodiment of the present invention, the number of one embodiment of the present invention, the number of photodiodes connected to each other can be determined as

Object image data can be obtained by performing the reset 65 arranged in a matrix in the pixel portion 101 is provided with operation, the accumulation operation, and the read opera-
color filters. The arrangement and shap operation, the accumulation operation, and the read opera-
tion on the pixels in all the columns.
are not particularly limited. For example, the color filters
 $\frac{1}{2}$ are not particularly limited. For example, the color are not particularly limited. For example, the color filters

diamond shape as illustrated in FIG. 6B. Note that the miniaturized and manufacturing cost can be reduced.
arrangement and shape of wirings in the plurality of pixels FIG. 8 is a circuit diagram showing the case where the may have a rectangular shape as illustrated in FIG. 6A or a be miniaturized, so that the solid-state imaging device can be diamond shape as illustrated in FIG. 6B. Note that the miniaturized and manufacturing cost can be r and wirings in the photosensors of each pixel are changed as photosensors 205 and 206 in FIG. 7 having the same appropriate according to the arrangement and shape of the $\frac{5}{12}$ structure as the photosensor 205 in FIG. appropriate according to the arrangement and shape of the ⁵ color filters.

embodiment of the present invention may perform imaging The wirings PR are independently provided for the by using external light or by sequential emission of at least respective rows as described above so that the anode o

providing each pixel with color filters. By increasing the use
efficiency of these lights, the power consumption of the
solid-state imaging device can be reduced Further since
solid-state imaging device can be reduced Furt solid-state imaging device can be reduced. Further, since rolling shutter method is described. FIG. 9 is an example of image data corresponding to a plurality of colors can be 20 a timing chart showing potentials applied t image data corresponding to a plurality of colors can be 20 obtained or the grayscale levels of a plurality of colors can TX [nm1], the wiring TX [nm2], the wiring PA [m], the be produced with one pixel, high-definition image data can wiring VR [m], and the wiring OUT [m] for the be produced with one pixel, high-definition image data can wiring VR [m], and the wiring OUT [m] for the pixels in the obtained.

embodiment of the present invention, when light enters the 25 wirings $SE[1]$ to $SE[n+1]$ and the wirings $PR[1]$ to photodiode of the photosensor, an output signal generated $PR[n+1]$ for the pixels in rows in the pixel porti from the light is output. Thus, the solid-state imaging device Further, FIG. 9 shows the potentials of the node FD $[n]$ and 100 can be operated utilizing not only visible light but also the node FD $[n+1]$.

imaging device 100 employs the rolling shutter method.
The rolling shutter method is different from the global

shutter method described in Embodiment 1 in that the the photodiode 207 in the photosensor 206 in the $(n+1)$ -th potentials applied to the wirings PR for respective rows are row, that is, a condition where the transistor 2 sequentially varied; therefore, the wirings PR are indepen- 45 dently provided for the respective rows. FIG. 7 illustrates an a potential LPA [m]. Since the rolling shutter method is

the potentials applied to the wirings PR for respective rows 50 are sequentially varied; therefore, the solid-state imaging are sequentially varied; therefore, the solid-state imaging sor 206 of the pixel in the ($n+1$)-th row are always in the on device 100 in FIG. 1A to which a horizontal reset circuit is state. added is used. The horizontal reset circuit is connected to the First, at the time T1, the potential of the wiring PR $[1]$ is wiring PR in each row and includes at least a logic circuit changed from the potential LPR $[1]$ unit, a switch unit, or a buffer unit, like the horizontal 55 [1]. Further, at the time T1, low level potentials are supplied selection circuit 103, the data output circuit 105, and the data to the other wirings. processing circuit 107. The horizontal reset circuit can be Next, at the time $T2$, the potential of the wiring PR $[1]$ is formed over the same substrate as the pixel portion 101. changed to the potential HPR [1]. A period from the time T1 Alternatively, the horizontal reset circuit may be partly or to the time T2 corresponds to the reset peri

Note that when the rolling shutter method is employed, is employed, unlike in the global shutter method shown in the charge holding period described in Embodiment 1 is not Embodiment 1, the rows are sequentially subjected used. Therefore, in the circuit configuration in FIG. 7, the operation in the reset period 300. Thus, the potential of the transistor 211 is not necessarily provided in the amplifier wiring PR [2] is changed from the poten transistor 211 is not necessarily provided in the amplifier wiring PR_{2} is changed from the potential LPR $_{2}$ to the circuit 209 as long as the amplifier circuit 209 amplifies 65 potential HPR $_{2}$] at the time T2 and circuit 209 as long as the amplifier circuit 209 amplifies 65 potential HPR $[2]$ at the time T2 and the potential of the current generated by the photodiode 207. When the transis-
wiring PR $[2]$ is changed from the pote

flustrates pixels in the n-th and $(n+1)$ -th rows of The solid-state imaging device 100 according to one the m-th column.

by using external light or by sequential emission of at least
red light, blue light, and green light to obtain color image
data. By sequential emission of these lights, a plurality of
pieces of image data corresponding to

be obtained.
In the solid-state imaging device 100 according to one example of a timing chart showing potentials applied to the example of a timing chart showing potentials applied to the

For can be operated utilizing not only visible light but also
let rays, and X rays). For example, a solid-state imaging 30
let rays, and X rays). For example, a solid-state imaging 30
device can utilize X rays when provid embodiments.

LPR _ [n+1], respectively. The potentials supplied to the other wirings are the same as those in Embodiment 1. The Embodiment 2 VR_[m] is assumed to be supplied with VDD, which is not shown in FIG. 9.

This embodiment describes the case where the solid-state $\frac{40}{40}$ FIG. 9 is a timing chart of the driving method in a naging device 100 employs the rolling shutter method condition where there is no electrical continui The rolling shutter method is different from the global photodiode 207 in the photosensor 205 in the n-th row and shutter method described in Embodiment 1 in that the the photodiode 207 in the photosensor 206 in the $(n+1)$ row, that is, a condition where the transistor 213 is in the off state. In the driving method, the wiring PA_{nn} is always at example of a circuit diagram of the pixel portion 101. FIG. employed, the wirings $TX_{nn}1$ and $TX_{nn}2$ are always 7 illustrates the pixels in the n-th row and the $(n+1)$ -th row. at potentials $HTX_{nn}1$ and $HTX_{nn}2$, respect In the case where the rolling shutter method is employed, Therefore, the transistor 211 in the photosensor 205 of the potentials applied to the wirings PR for respective rows 50 pixel in the n-th row and the transistor 211

Alternatively, the horizontal reset circuit may be partly or to the time T2 corresponds to the reset period 300 described fully implemented in a semiconductor device such as an IC. 60 in Embodiment 1. However, since the ro fully implemented in a semiconductor device such as an IC. 60 in Embodiment 1. However, since the rolling shutter method
Note that when the rolling shutter method is employed, is employed, unlike in the global shutter meth Embodiment 1, the rows are sequentially subjected to a reset current generated by the photodiode 207. When the transis-
tring PR_{2} is changed from the potential HPR_{2} to the
tor 211 is not provided, the photosensors and the pixels can
potential LPR_{2} at the time T3 to subject potential LPR $[2]$ at the time T3 to subject the photosensors

FIG. 9 shows the timing of when the photosensor 205 in changed from the potential LSE $[n+1]$ to the potential the n-th row and the photosensor 206 in the $(n+1)$ -th row are s HSE $[n+1]$.

voltage is applied to the photodiode 207 in the first row. As 10 205 in the n-th row and the photosensor 206 in the $(n+1)$ -th described in Embodiment 1, when light enters the photo-row is performed again. diode 207, current flows from the cathode of the photodiode object image data can be obtained by performing the reset 207 toward the anode thereof. This current determines the operation, the accumulation operation, and the 207 toward the anode thereof. This current determines the operation, the accumulation operation, and the read operapotential of the node FD_[1](not shown) of the photosensor tion on the pixels in all the columns. **205** in the first row. Note that, as described in Embodiment 15 Note that the driving method according to the timing chart 1, the higher the intensity of light entering the node $FD[1]$ in FIG. 9 is a general rolling shut becomes, the larger the amount of change in the potential of called "normal RS driving method".
the node FD_[1] becomes; the lower the intensity of light In the case where the normal RS driving method is the node FD [1] becomes; the lower the intensity of light In the case where the normal RS driving method is entering the node FD [1] becomes, the smaller the amount performed using the circuit configuration illustrated in

Next, at the time T4, the potential of the wiring $SE[1]$ and image data of the ($n+1$)-th row are mixed; however, the connected to the photosensors 205 of the pixels in the first mixing of these image data can be prevente connected to the photosensors 205 of the pixels in the first mixing of these image data can be prevented because the row is changed from the potential LSE [1] to the potential transistor 213 has significantly small off-sta HSE_[1], so that the transistors 217 included in the photo-
sensors 205 of the pixels in the first row are turned on. Then, 25 employed, when the luminance of external light is low and sensors 205 of the pixels in the first row are turned on. Then, 25 depending on the potentials of the node $FD[1]$, charge is

potentials HTX [nm1] and HTX [nm2], respectively, changing the potential of the wiring SE_[1] from the poten- 30 increased by extending the exposure period; however, tial LSE_[1] to the potential HSE_[1] determines the poten-
tial of the node FD_[1]. Therefore, the exposu for the photosensor 205 in the first row corresponds to a a distorted image of an object.

period from the time T2 to the time T4, and the operation Like in Embodiment 1, by using the pixel configuration period from the time $T2$ to the time $T4$, and the operation during the exposure period 301 is an accumulation opera- 35 illustrated in FIG. 7 and FIG. 8, a driving method that tion.

Next, at the time T5, the potential of the wiring SE [1] is will be now given of a driving method according to one changed from the potential HSE [1] to the potential LSE embodiment of the present invention, which is diffe changed from the potential HSE $[1]$ to the potential LSE embodiment of the present invention, which is different from $[1]$, so that the movement of charge from the wiring VR $[m]$ the normal RS driving method. to the wiring OUT_[m] in the pixel in the first row is stopped 40 Specifically, in this driving method, the transistor 215 and the potential of the wiring OUT_[m] in the pixel in the illustrated in FIG. 7 and FIG. 8 is first row is determined. The potential of the wiring OUT [m] in the pixel in the first row corresponds to the potential [m] in the pixel in the first row corresponds to the potential n-th row and the photosensor 206 of the pixel in the ($n+1$)-th of the output signal of the photosensor 205 of the pixel in the row is established, so that a first row and the m-th column. In addition, the potential of 45 the output signal contains object image data generated by the the output signal contains object image data generated by the node FD (specifically, the node FD $_{[n]}$) is increased without pixel in the first row and the m-th column. The readout extending the exposure period. period 302 for the photosensor 205 in the first row corre-
since electrical continuity between the photosensor 206 of the sponds to a period from the time T4 to the time T5, and the $\frac{1}{\sqrt{2}}$ of the pixel in the n-th ro operation during the readout period 302 is referred to as a 50 read operation. The timing of when the wiring $SE[1]$ is read operation. The timing of when the wiring SE [1] is obtained data of an image of an object is lower than that subjected to the read operation can be determined as appro-
obtained in the case where such electrical conti

potential of the wiring OUT_[m] is determined in sequence resolution without extending the exposure period results in
as shown in FIG. 9. The potential of the wiring OUT [m] the quality of a taken image higher than that re as shown in FIG. 9. The potential of the wiring OUT_{mm} the quality of a taken image higher than that resulting from determined in sequence corresponds to the potential of an imaging achieved by extending the exposure peri output signal of the photosensor 205 of the pixel in the m-th that the driving method described below is called "light-
column. The potential of the output signal contains object 60 entrance-region-increasing RS driving me column. The potential of the output signal contains object 60 entrance-region-increasing RS driving method " such image data generated by the pixel in the m-th column. is distinguished from the normal RS driving method.

subjected to the reset operation in sequence. From the time region-increasing RS driving method according to one
T5, the wirings SE [2] to SE [n+1] are also subjected to the embodiment of the present invention is described T5, the wirings $SE[2]$ to $SE[nn+1]$ are also subjected to the read operation in sequence. Therefore, in a normal RS read operation in sequence. Therefore, in a normal RS 65 pixels in the m-th column in the pixel portion 101 as an driving method, the exposure period 301 for the photosensor example. FIG. 10 is an example of a timing chart

in the second row to a reset operation. Note that at the time time at which the potential of the PR $[n+1]$ is changed from T2 and the time T3, low level potentials are supplied to the the potential HPR $[n+1]$ to the poten T2 and the time T3, low level potentials are supplied to the the potential HPR $[n+1]$ to the potential LPR $[n+1]$ to the other wirings. her wirings.

FIG. 9 shows the timing of when the photosensor 205 in changed from the potential LSE $[n+1]$ to the potential

FIG. 9 shows the timing of when the photosensor 205 in changed from the potential LSE $[n+1]$ to

the n-th row and the photosensor 206 in the $(n+1)$ -th row are 5 HSE_[n+1].
subjected to a reset operation when the sequential reset
operation is performed.
Here, at the time T2, the potential of the wiring PR_[1] is respe

in FIG. 9 is a general rolling shutter method, and thus is called "normal RS driving method".

of change in the potential of the node FD_{_}[1] becomes. 20 7 and FIG. 8, it is possible that image data of the n-th row
Next, at the time T4, the potential of the wiring SE_[1] and image data of the $(n+1)$ -th row are mix

depending on the potentials of the node FD_{1} , charge is the intensity of light entering the photodiode of each pixel is moved from the wiring VR_{2} [m] to the wiring OUT_{2} [m]. low, the amount of charge flowing out fro oved from the wiring VR [m] to the wiring OUT [m]. low, the amount of charge flowing out from the node FD
Since the wirings TX [nm1] and TX [nm2] are always at during the accumulation operation is small and a change in during the accumulation operation is small and a change in the potential of the node FD is small. The change can be the quality of an image, for example, obtainment of data of a distorted image of an object.

suppresses such possibility can be performed. A description

illustrated in FIG. 7 and FIG. $\boldsymbol{8}$ is turned on and electrical continuity between the photosensor 205 of the pixel in the row is established, so that a region of a photodiode which light enters is increased and a change in the potential of the

of the pixel in the n-th row and the photosensor 206 of the pixel in the $(n+1)$ -th row is established, the resolution of priate.
From the time T5, the wirings SE_[2] to SE_[n+1] are is preferable because, in the environment where the lumi-From the time T5, the wirings $SE[2]$ to $SE[nn+1]$ are is preferable because, in the environment where the lumi-
also subjected to the read operation in sequence, so that the 55 nance of external light is low, imaging achie imaging achieved by extending the exposure period. Note

From the time T1, the wirings PR_{2} to PR_{n+1} are Like the normal RS driving method, the light-entranceexample. FIG. 10 is an example of a timing chart showing 206 in the $(n+1)$ -th row corresponds to a period from the potentials applied to the wiring TX_{n} [nm1], the wiring TX_{n}

21 [nm2], the wiring PA_[m], the wiring VR_[m], and the showing potentials applied to the wirings $SE[1]$ to $SE[n+$ period 301 for the photosensor 205 in the n-th row in the 1] and the wirings $PR[1]$ to $PR[n+1]$ for the pixels in the 5 normal RS driving method can be equalized. columns in the pixel portion 101. Further, FIG. 10 shows the $\frac{1}{2}$ In the description below, it is assumed that only the potentials of the node FD [n] and the node FD [n+1].

is different from the driving method according to the timing enters the photodiode 207 of the photosensor 205 in the n-th chart of FIG. 9 in potentials applied to the wiring TX [nm2] 10 row, current flows from the cathode of the photodiode 207 and the wiring PA [m] and the potentials of the node FD [n] to the anode thereof, as in the normal R and the wiring OUT_[m]. Here, the light-entrance-region-
in the surrent determines the potential of the node FD_[n] of
increasing RS driving method is described with reference to
the photosensor 205 in the n-th row. Note t increasing RS driving method is described with reference to the description of the normal RS driving method.

method, in order to establish electrical continuity between FD [n] becomes; the lower the intensity of light entering the the photosensor 205 of the pixel in the n-th row and the node FD [n] becomes, the smaller the amount the photosensor 205 of the pixel in the n-th row and the node FD $[n]$ becomes, the smaller the amount of change in photosensor 206 of the pixel in the $(n+1)$ -th row, the the potential of the node FD $[n]$ becomes. potential LTX_[nm2] is always applied to the wiring TX_ From the time T4, the wirings SE_[1] to SE_[n+1] are [nm2]. Therefore, the node FD [n+1] is always at a low 20 subjected to the read operation in sequence at the same [$mm2$]. Therefore, the node FD $[n+1]$ is always at a low 20 level. The transistor 211 in the photosensor 206 of the pixel level. The transistor 211 in the photosensor 206 of the pixel timings as in the normal RS driving method, so that the in the $(n+1)$ -th row is always in the off state. potential of the wiring OUT_[m] is determined in seque

205 of the pixel in the n-th row is always in the on state. 25 Thus, the photodiode 207 of the pixel in the n-th row and the photodiode 207 of the pixel in the $(n+1)$ -th row are con-
neted in parallel. This produces the same effect as that column. The potential of the output signal contains object produced by increasing a region of a photodiode which light image data generated by the pixel in the m-th column. The enters, thereby increasing the amount of charge flowing out 30 timing of when the wiring SE [1] is subjected to the read

during a certain period from the node FD_[n] reset. The reset period 300 is described. At the time T1, the Since the wiring TX_[nm1] is always at a potential potential of the wiring PR_[1] is changed from the potential HTX LPR $[1]$ to the potential HPR $[1]$. Further, at the time T1, until the reset operation for the low level potentials are applied to the other wirings. 35 (n+1) -th row is performed again.

Next, at the time T2, the potential of the wiring PR_{1} is Object image data can be obtained by performing the reset changed from the potential HPR $_{1}$ is object image data can be obtained by performing the reset chang [1]. A period from the time T1 to the time T2 corresponds to tion on the pixels in all the columns.
the reset period 300 like in the normal RS driving method. The solid-state imaging device 100 according to one

In the light-entrance-region-increasing RS driving 40 embodiment of the present invention can employ the normal
method, it is preferable that the sequential reset operation be RS driving method and the light-entrance-regio method, it is preferable that the sequential reset operation be RS driving method and the light-entrance-region-increasing performed every other row. In the light-entrance-region-RS driving method in combination. For examp performed every other row. In the light-entrance-region-
increasing RS driving method, when the rows are sequen-
luminance of external light is high, the normal RS driving increasing RS driving method, when the rows are sequen-
tuminance of external light is high, the normal RS driving
tially subjected to a reset operation like in the normal RS method is employed to determine, after imaging, driving method, the exposure period 301 for the photosensor 45 205 in the n-th row corresponds to a period from the time at imaging has been conducted in the dark) with the data which the potential of the wiring PR_{n+1} is changed from processing circuit 107. When it is determined t the potential HPR_{$[n+1]$} to the potential LPR_{$[n+1]$} to the data contains much data representing black (whether the time at which the potential of the wiring SE_{$[n]$} is changed imaging has been conducted in the dark), time at which the potential of the wiring $SE[_n]$ is changed from the potential LSE [n] to the potential HSE [n]. This is so can be switched to the light-entrance-region-increasing RS because there is electrical continuity (parallel connection) driving method. Note that the switchin between the photodiode 207 of the photosensor 205 in the either automatically with the data processing circuit 107 or n-th row and the photodiode 207 of the photosensor 206 in by a user. the $(n+1)$ -th row, so that the reset period 300 for the The solid-state imaging device 100 according to one photosensor 206 in the $(n+1)$ -th row also starts when the 55 embodiment of the present invention has the circuit photosensor 206 in the $(n+1)$ -th row also starts when the 55 embodiment of the present invention has the circuit con-
exposure period 301 for the photosensor 205 in the n-th row figuration illustrated in FIG. 7 and FIG. 8 starts; thus, the photosensor 205 in the n-th row is subjected ment of the exposure period 301, is capable of employing to a reset operation again. In other words, in the light-
the normal RS driving method and the light-e to a reset operation again. In other words, in the light-
the normal RS driving method and the light-entrance-region-
entrance-region-increasing RS driving method, when the increasing RS driving method in combination, and rows are sequentially subjected to a reset operation, the 60 exposure period 301 is reduced to shorter than that in the exposure period 301 is reduced to shorter than that in the In FIG. 7 and FIG. 8, in a group of the pixels in the same column, a photodiode of a pixel in one row and a photodiode

Note that in the light-entrance-region-increasing RS driv-
in the next row are connected to each other with
ing method, when the rows are sequentially subjected to a
a transistor (a switching element). In the solid-state i ing method, when the rows are sequentially subjected to a a transistor (a switching element). In the solid-state imaging reset operation like in the normal RS driving method, by 65 device 100 according to one embodiment of reset operation like in the normal RS driving method, by 65 device 100 according to one embodiment of the present
delaying the timing of when the potential of the wiring invention, the number of photodiodes connected to e

[nm2], the wiring PA_[m], the wiring VR_[m], and the HSE_{n+1} by the width of a pulse input to the time wiring wiring OUT_[m] in the light-entrance-region-increasing RS PR_{n+1} , the length of the exposure period 301 for

The light-entrance-region-increasing RS driving method tial reset operation. After the reset operation, when light the description of the normal RS driving method. intensity of light entering the node FD [n] becomes, the intensity of light entering the node in the potential of the node In the light-entrance-region-increasing RS driving 15 larger the amount of change in the potential of the node method, in order to establish electrical continuity between FD_[n] becomes; the lower the intensity of light en

The wiring TX_[nm1] is always at the potential HTX_ as shown in FIG. 10. In the photosensor 206 in the $(n+1)$ -th [nm1]. Consequently, the transistor 211 in the photosensor row, the potential of the wiring OUT_[m] is a pot row, the potential of the wiring OUT_[m] is a potential LOUT [m]. The potential of the wiring OUT [m] determined in sequence corresponds to the potential of an output

method is employed to determine, after imaging, whether image contains much data representing black (whether the

increasing RS driving method in combination, and has improved dynamic range.

normal RS driving method.

Note that in the light-entrance-region-increasing RS driv-

of a pixel in the next row are connected to each other with other can be determined as appropriate. For example, in a

pixel group in the same column, either three or four rows of crystal semiconductor substrate such as a silicon wafer or photodiodes can be connected to one another.

embodiment of the present invention can employ the normal deposition method, or the like. The transistors 211 and 213 GS driving method and the light-entrance-region-increasing 5 preferably have extremely low off-state cur GS driving method and the light-entrance-region-increasing 5 preferably have extremely low off-state current density;
GS driving method in combination, it is acceptable that only therefore, an oxide semiconductor is used f GS driving method in combination, it is acceptable that only therefore, an oxide sem one region of the pixel portion 101 is operated by the formation regions here. light-entrance-region-increasing GS driving method, and the First, as illustrated in FIG. 11A, a photodiode 207 and a other region is operated by the normal GS driving method. transistor 215 are formed over an insulating s

In the solid-state imaging device 100 according to one 10 substrate 700 by a known CMOS fabricating method . The embodiment of the present invention, a plurality of pixels that the transistor 215 is an n-channel transistor α arranged in a matrix in the pixel portion 101 is provided with As described in the above embodiment, the transistor 215 color filters. The arrangement and shape of the color filters can also include an oxide semicond color filters. The arrangement and shape of the color filters can also include an oxide semiconductor in a channel
are not particularly limited. For example, the color filters formation region. However, when a semiconducto

The solid-state imaging device 100 according to one semiconductor substrate invention may perform imaging above. by using external light or by sequential emission of red light, A specific example of a method for manufacturing the blue light, and green light in sequence to obtain color image single crystal semiconductor film will be b data. By sequential emission of these lights, a plurality of 25 First, an ion beam including ions which are accelerated by pieces of image data corresponding to a plurality of colors an electric field is delivered to the s can be obtained. Color image data can be obtained by ductor substrate and an embrittled layer which is weakened addictive color mixture using the plurality of pieces of by local disorder of the crystal structure is formed addictive color mixture using the plurality of pieces of image data.

providing each pixel with color filters. By increasing the use can be adjusted by the acceleration energy of the ion beam efficiency of these lights, the power consumption of the and the angle at which the ion beam is inci efficiency of these lights, the power consumption of the and the angle at which the ion beam is incident. Then, the solid-state imaging device can be reduced. Further, since semiconductor substrate and the substrate 700 wh solid-state imaging device can be reduced. Further, since semiconductor substrate and the substrate 700 which is image data corresponding to a plurality of colors can be provided with an insulating film 701 are attached to image data corresponding to a plurality of colors can be provided with an insulating film 701 are attached to each obtained or the graviscale levels of a plurality of colors can 35 other so that the insulating film 701 is obtained or the grayscale levels of a plurality of colors can 35 other so that the insulating film 701 is sandwiched therebe-
be produced with one pixel, high-definition image data can tween. After the semiconductor substr be produced with one pixel, high-definition image data can

embodiment of the present invention, when light enters the equal to 500 N/cm², preferably greater than or equal to 11 photodiode of the photosensor, an output signal generated 40 N/cm² and less than or equal to 20 N/c photodiode of the photosensor, an output signal generated 40 N/cm^2 and less than or equal to 20 N/cm^2 is applied to part from the light is output. Thus, the solid-state imaging device of the semiconductor substrat from the light is output. Thus, the solid-state imaging device of the semiconductor substrate and the substrate 700 to 100 can be operated utilizing not only visible light but also attach both the substrates. When the pres 100 can be operated utilizing not only visible light but also
light with various wavelengths (e.g., infrared rays, ultravio-
let rays, and X rays). For example, a solid-state imaging
lating film 701 starts from the portion let rays, and X rays). For example, a solid-state imaging lating film 701 starts from the portion, which results in device can utilize X rays when provided with a layer with 45 bonding of the entire surface where the device can utilize X rays when provided with a layer with 45 which X rays can be converted into visible light, such as a

combination with any of the structures described in the other combined, so that the volume of the microvoids increases.
50 As a result, the single crystal semiconductor film which is

solid-state imaging device according to one embodiment of 55 semiconductor film is processed into a desired shape by the present invention, taking a method for manufacturing the etching or the like, so that an island-shape the present invention, taking a method for manufacturing the photosensor 205 illustrated in FIG. 3B as an example. Note film 702 and an island-shaped semiconductor film 703 can that the transistor 217 can be manufactured in the same
manner as the transistor 215, and thus is not illustrated in the
diagrams used for the description below. The description of 60 semiconductor film 702 over the insula

Note that in one embodiment of the present invention, an ductor film 703 over the insulating film 701. The photodiode oxide semiconductor may be used for a channel formation 207 is a lateral junction type in which a region region of the transistors 211 and 213, or a semiconductor p-type conductivity, a region 728 having i-type conductivity, such as germanium, silicon, silicon germanium, or single 65 and a region 729 having n-type conductivit crystal silicon carbide may be used. For example, the the island-shaped semiconductor film 702. The transistor transistor including silicon can be formed using a single 215 includes a gate electrode 707. In addition, the t

photodiodes can be connected to one another. the like, a silicon thin film which is formed by an SOI Since the solid-state imaging device 100 according to one method, a silicon thin film which is formed by a vapor

other region is operated by the normal GS driving method. transistor 215 are formed over an insulating surface of a
In the solid-state imaging device 100 according to one 10 substrate 700 by a known CMOS fabricating method

are not particularly limited. For example, the color filters formation region. However, when a semiconductor material may have a rectangular shape as illustrated in FIG. 6A or a 15 providing higher mobility than an oxide s may have a rectangular shape as illustrated in FIG. 6A or a 15 providing higher mobility than an oxide semiconductor, diamond shape as illustrated in FIG. 6B. Note that the such as polycrystalline or single crystal silicon color filters.

The solid-state imaging device 100 according to one semiconductor substrate of any of semiconductors listed

at a certain depth from the surface of the semiconductor substrate. The depth at which the embrittled layer is formed Sequential emission of these lights eliminates the need for 30 substrate. The depth at which the embrittled layer is formed oviding each pixel with color filters. By increasing the use can be adjusted by the acceleration e be obtained.
In the solid-state imaging device 100 according to one mately, greater than or equal to 1 N/cm² and less than or In the solid-state imaging device 100 according to one mately, greater than or equal to 1 N/cm² and less than or applement of the present invention, when light enters the equal to 500 N/cm², preferably greater than or substrate and the insulating film 701 are in close contact with each other. Subsequently, heat treatment is performed. phosphor. each other. Subsequently, heat treatment is performed,
This embodiment can be implemented in appropriate whereby microvoids that exist in the embrittled layer are
combination with any of the structures described part of the semiconductor substrate is separated from the Embodiment 3 semiconductor substrate along the embrittled layer . The heat treatment is performed at a temperature not exceeding the This embodiment describes a method for manufacturing a strain point of the substrate 700. Then, the single crystal lid-state imaging device according to one embodiment of 55 semiconductor film is processed into a desired s

transistor 215 applies to the transistor 217. transistor 215 is formed using the island-shaped semicon-
Note that in one embodiment of the present invention, an ductor film 703 over the insulating film 701. The photodiode 215 includes a gate electrode 707. In addition, the transistor

215 includes an insulating film 708 between the island-
shaped semiconductor film 703 and the gate electrode 707. be a stacked insulating film including two or more layers.
Note that the region 728 having i-type conductivi

to a region of the semiconductor film which contains an can withstand the temperature of heat treatment in a later
impurity imparting p-type or n-type conductivity at a con- 5 manufacturing step. Specifically, it is prefer impurity imparting p-type or n-type conductivity at a con-
centration of 1×10^{20} cm⁻³ or less and has photoconductivity centration of 1×10^{20} cm⁻³ or less and has photoconductivity silicon oxide, silicon nitride, silicon nitride oxide, silicon 100 or more times as high as dark conductivity. The region oxynitride, aluminum nitride, al 100 or more times as high as dark conductivity. The region oxynitride, aluminum nitride, aluminum oxide, or the like 728 having i-type conductivity includes, in its category, that for the insulating film 712. which contains an impurity element belonging to Group 13 In this specification, an oxynitride refers to a substance in or Group 15 of the periodic table. That is, an i-type semi- 10 which the amount of oxygen is larger tha or Group 15 of the periodic table. That is, an i-type semi- 10 which the amount of oxygen is larger than that of nitrogen, conductor has weak n-type electric conductivity when an and a nitride oxide refers to a substance i added intentionally. Therefore, the region 728 having i-type A surface of the insulating film 712 may be planarized by conductivity includes, in its category, that to which an a CMP method or the like.

impurity element im intentionally or unintentionally at the same time of film over the insulating film 712. As illustrated in FIG .11A, a
formation or after the film formation. gate electrode 713 is formed over the insulating film 712.

which can be used as the substrate 700, it is at least conductive films including a metal material such as molyb-
necessary that the substrate have heat resistance sufficient to 20 denum, titanium, chromium, tantalum, tung necessary that the substrate have heat resistance sufficient to 20 with stand heat treatment performed later. For example, a withstand heat treatment performed later. For example, a dymium, or scandium or an alloy material which contains glass substrate manufactured by a fusion method or a float any of these metal materials as a main component, glass substrate manufactured by a fusion method or a float any of these metal materials as a main component, or a method, a quartz substrate, a ceramic substrate, or the like nitride of any of these metals. The gate electr method, a quartz substrate, a ceramic substrate, or the like nitride of any of these metals. The gate electrode 713 can be can be used as the substrate 700. When the temperature of formed to have a single-layer structure o the heat treatment performed later is high, it is preferable 25 structure. Note that aluminum or copper can also be used as that a substrate having a strain point of 730° C. or higher be such a metal material as long as it can withstand the used as the glass substrate. Further, a metal substrate such as temperature of heat treatment to be perfo used as the glass substrate. Further, a metal substrate such as
a temperature of heat treatment to be performed in a later step.
a stainless-steel substrate or a substrate in which an insu-
huminum or copper is preferably may be used as well. Although a substrate formed of a 30 heat resistance and corrosion. As the refractory metal mate-
flexible synthetic resin such as plastic generally has a lower rial, molybdenum, titanium, chromium, tan heat resistance temperature than the aforementioned sub-
strates, it may be used as long as being resistant to a
processing temperature during manufacturing steps.
Note that although the case where the photodiode 207 and 3

Note that although the case where the photodiode 207 and 35 the transistor 215 are formed using the single crystal semi-
cover an aluminum film; a two-layer structure in which a
conductor film is described as an example in this embodi-
molybdenum film is stacked over a copper film; ment, the present invention is not limited to this structure. For example, a polycrystalline or microcrystalline semiconductor film which is formed over the insulating film 701 by 40 a vapor deposition method may be used. Alternatively, the above semiconductor film may be formed by being crystal - gate electrode 713, the following structure is preferable: a lized by a known technique. Known crystallization tech-
stacked structure including an aluminum film, a lized by a known technique. Known crystallization techniques include a laser crystallization method using a laser beam and a crystallization method using a catalytic element. 45 Alternatively , a combination of a crystallization method intermediate layer and any of a tungsten film , a tungsten using a catalytic element and a laser crystallization method initride film, a titanium nitride film, and a titanium film as a may be used. When a heat-resistant substrate such as a top layer and a bottom layer. quartz substrate is used, it is possible to combine any of the Further, a light-transmitting oxide conductive film of following crystallization methods: a thermal crystallization 50 indium oxide, a mixture of indium oxide following crystallization methods: a thermal crystallization 50 indium oxide, a mixture of indium oxide and tin oxide, a method using an electrically heated furnace, a lamp anneal-
mixture of indium oxide and zinc oxide, z method using an electrically heated furnace, a lamp anneal-
ing crystallization method using infrared light, a crystalli-
aluminum oxide, zinc aluminum oxynitride, zinc gallium zation method using a catalytic element, and a high-tem-
perature annealing method at approximately 950° C.
The thickness of the gate electrode 713 is in the range of
Further, in FIG. 11A, after a conductive film is formed

over the insulating film 708, the conductive film is processed into a desired shape by etching or the like, whereby a wiring 711 as well as the gate electrode 707 is formed. In other using a tungsten target, the conductive film is processed words, the gate electrode 707 and the wiring 711 are to be (patterned) into a desired shape by etching, wh words, the gate electrode 707 and the wiring 711 are to be (patterned) into a desired shape by etching, whereby the gate connected to a conductive film 720 of the transistor 211 ω_0 electrode 713 is formed. The gate el connected to a conductive film 720 of the transistor 211 60 electrode 713 is formed. The gate electrode preferably has a fabricated later, so that the connections shown in the circuit tapered end portion because coverage w

formed so as to cover the photodiode 207, the transistor 215, of the resist mask by an inkjet method requires no photo-
and the wiring 711. Note that although the case where a 65 mask; thus, manufacturing cost can be reduc single-layer insulating film is used as the insulating film 712 Next, as illustrated in FIG. 11B, a gate insulating film 714

Although there is no particular limitation on a substrate The gate electrode 713 can be formed using one or more inch can be used as the substrate 700, it is at least conductive films including a metal material such as mol formed to have a single-layer structure or a stacked-layer a refractory metal material in order to avoid problems with heat resistance and corrosion. As the refractory metal mate-

> molybdenum film is stacked over a copper film; a two-layer
structure in which a titanium nitride film or a tantalum nitride film is stacked over a copper film; and a two-layer structure in which a titanium nitride film and a molybdenum film are stacked. As a three-layer stacked structure of the gate electrode 713 , the following structure is preferable: a of aluminum and silicon, an alloy film of aluminum and titanium, or an alloy film of aluminum and neodymium as an

10 nm to 400 nm, preferably 100 nm to 200 nm. In this embodiment, after a conductive film for the gate electrode is formed to have a thickness of 150 nm by a sputtering method film to be stacked the converse can be improved. Note that a
Next, as illustrated in FIG. 11A, an insulating film 712 is resist mask may be formed by an inkjet method. Formation Next, as illustrated in FIG. 11A, an insulating film 712 is resist mask may be formed by an inkjet method. Formation formed so as to cover the photodiode 207, the transistor 215, of the resist mask by an inkjet method requ

is described as an example in this embodiment, the insulat- is formed over the gate electrode 713. The gate insulating

 27 film 714 can be formed to have a single-layer structure or a film 714 can be formed to have a single-layer structure or a property can prevent impurities in an atmosphere, such as stacked-layer structure using one or more films selected moisture or hydrogen, or impurities in the sub stacked-layer structure using one or more films selected moisture or hydrogen, or impurities in the substrate, such as
from a silicon oxide film, a silicon nitride film, a silicon an alkali metal or a heavy metal, from ent from a silicon oxide film, a silicon nitride film, a silicon an alkali metal or a heavy metal, from entering the oxide oxynitride film, a silicon nitride oxide film, an aluminum semiconductor film, the gate insulating film oxide film, an aluminum nitride film, an aluminum oxyni-
tride film, an aluminum nitride oxide film, a hafnium oxide tride film, an aluminum nitride oxide film, a hafnium oxide insulating film and the vicinity thereof. In addition, the film, and a tantalum oxide film formed by a plasma CVD insulating film having a lower proportion of nit film, and a tantalum oxide film formed by a plasma CVD insulating film having a lower proportion of nitrogen, such method, a sputtering method, or the like. It is preferable that as a silicon oxide film or a silicon oxynit the gate insulating film 714 contains as little impurities such with the oxide semiconductor film can prevent the insulating as moisture or hydrogen as possible. In the case of forming 10 film having a high barrier propert as moisture or hydrogen as possible. In the case of forming 10 a silicon oxide film by a sputtering method, a silicon target a silicon oxide film by a sputtering method, a silicon target contact with the oxide semiconductor film.

or a quartz target is used as a target, and oxygen or a mixed For example, the gate insulating film 714 may be form

(a purified oxide semiconductor) is extremely sensitive to an 15 interface state and interface charge; therefore, the interface interface state and interface charge; therefore, the interface and a silicon oxide film $(SiO_x (x>0))$ with a thickness of 5 between the purified oxide semiconductor and the gate mn or more and 300 nm or less is stacked over insulating film 714 is important. Accordingly, the gate insulating film as a second gate insulating film. The thick-
insulating film (GI) which is in contact with the purified ness of the gate insulating film 714 may be se

and has high withstand voltage can be formed by a high \blacksquare Note that the gate insulating film 714 may be formed density plasma CVD method using microwaves (with a using a high-k material such as hafnium silicate (HfSiO frequency of 2.45 GHz), which is preferable. This is because hafnium silicate to which nitrogen is added (HfSi_xO_yN_z), when the purified oxide semiconductor and the high-quality 25 hafnium aluminate to which nitrogen other, interface states can be reduced and interface charac-

gate leakage current can be reduced. Here, gate leakage

current refers to leakage current which flows between a gate

sputtering method or a plasma CVD method, can be 30 employed as long as a high-quality insulating film can be employed as long as a high-quality insulating film can be second gate insulating film formed of silicon oxide, silicon
formed as the gate insulating film 714. A gate insulating film oxynitride, silicon nitride, silicon nit formed as the gate insulating film 714. A gate insulating film oxynitride, silicon nitride, silicon nitride oxide, aluminum whose film quality is improved, or an insulating film whose oxide, aluminum oxynitride, or gallium whose film quality is improved, or an insulating film whose oxide, aluminum oxynitride, or gallium oxide may be used characteristics of an interface with the oxide semiconductor as the gate insulating film 714. are improved, by heat treatment after the formation may be 35 In this embodiment, the gate insulating film 714 is formed used. In any case, any insulating film that has a reduced to have a structure in which a silicon oxid used. In any case, any insulating film that has a reduced to have a structure in which a silicon oxide film having a interface state density and can form a favorable interface thickness of 100 nm formed by a sputtering met between the gate insulating film and the oxide semiconduc-
tracked over a silicon nitride film having favorable film quality as a gate
m formed by a sputtering method.

characteristics are improved is an insulating oxide film which includes oxygen in a portion in contact with the which includes oxygen in a portion in contact with the transistor are adversely affected; therefore, it is preferable island-shaped oxide semiconductor film 715 formed later that the gate insulating film 714 do not contain and from which part of oxygen is released by heating. For 45 example, when the gate insulating film 714 is a silicon oxide lating film 714 can contain as little hydrogen, hydroxyl
film having higher oxygen content than that in the stoichio- group, and moisture as possible, it is pre film having higher oxygen content than that in the stoichio-
metric composition (SiOx where $x>2$), which is an example impurity adsorbed on the substrate 700, such as moisture or of the above-described insulating oxide film, oxygen can be hydrogen, be eliminated and removed by preheating the supplied to the later formed oxide semiconductor film 715 so substrate 700, over which the gate electrode 71 by heat treatment, so that oxygen deficiency in the oxide in a preheating chamber of a sputtering apparatus, as a semiconductor film 715 is reduced and the interface char-
pretreatment for film formation. The temperature f semiconductor film 715 is reduced and the interface char-
acteristics of the oxide semiconductor film 715 are preheating is in the range of 100° C. to 400° C., preferably acteristics of the oxide semiconductor film 715 are preheating is in the range of 100° C. to 400° C., preferably improved, preventing a reduction in the resistances of the 150° C. to 300° C. As an exha

The gate insulating film 714 may be formed to have a preheating treatment can be omitted.
The variant which an insulating film formed using a material Next, over the gate insulating film 714, an oxide semistructure in which an insulating film formed using a material Next, over the gate insulating film 714, an oxide semi-
having a high barrier property and an insulating film having conductor film having a thickness of 2 nm t lower proportion of nitrogen, such as a silicon oxide film or preferably 3 nm to 50 nm, or more preferably 3 nm to 20 nm a silicon oxynitride film, are stacked. In that case, the 60 is formed. The oxide semiconductor film a silicon oxynitride film, are stacked. In that case, the ω is formed. The oxide semiconductor film is formed by a insulating film such as a silicon oxide film or a silicon sputtering method using an oxide semiconducto oxynitride film is formed between the insulating film having Moreover, the oxide semiconductor film can be formed by a
a high barrier property and the oxide semiconductor film. As sputtering method in a rare gas (e.g., arg a high barrier property and the oxide semiconductor film. As sputtering method in a rare gas (e.g., argon) atmosphere, an the insulating film having a high barrier property, a silicon oxygen atmosphere, or a mixed atmosphe nitride film, a silicon nitride oxide film, an aluminum nitride 65 (e.g., argon) and oxygen. An amorphous oxide semiconductilm, an aluminum nitride oxide film, or the like can be tor film or a crystalline oxide semiconduct given, for example. The insulating film having a high barrier

semiconductor film, the gate insulating film 714, or the interface between the oxide semiconductor film and another as a silicon oxide film or a silicon oxynitride film, in contact

gas of oxygen and argon is used as a sputtering gas. in the following manner: a silicon nitride film $(SiN_y(y>0))$
An oxide semiconductor in which impurities are reduced with a thickness of 50 nm or more and 200 nm or less i with a thickness of 50 nm or more and 200 nm or less is formed by a sputtering method as a first gate insulating film, oxide semiconductor needs to have high quality.

20 depending on characteristics needed for the transistor and

For example, a high-quality insulating film which is dense may be about 100 nm to 500 nm.

tristics can be made favorable.
Needless to say, other film formation methods, such as a electrode and a source or drain electrode. A stack of a first electrode and a source or drain electrode. A stack of a first gate insulating film formed of the high-k material and a

thickness of 100 nm formed by a sputtering method is stacked over a silicon nitride film having a thickness of 50

insulating film can be used. 40 Note that the gate insulating film 714 is in contact with the An example of an insulating film with which interface oxide semiconductor to be formed later. When hydrogen is oxide semiconductor to be formed later. When hydrogen is contained in the oxide semiconductor, characteristics of the that the gate insulating film 714 do not contain hydrogen, a hydroxyl group, and moisture. In order that the gate insuimpurity adsorbed on the substrate 700, such as moisture or improved, preventing a reduction in the resistances of the 150° C. to 300° C. As an exhaustion unit provided in the transistor 211 and the transistor 213. 55 preheating chamber, a cryopump is preferable. Note that this preheating treatment can be omitted.

for film or a crystalline oxide semiconductor film can be used as the oxide semiconductor film.

Note that before the oxide semiconductor film is formed
variable semiconductor film is formed using a sputtering in which an argon target of an In—Ga—Zn-based oxide with the aforemenby a sputtering method, reverse sputtering in which an argon target of an In—Ga—Zn-based oxide with the aforemen-
gas is introduced and plasma is generated is preferably tioned atomic ratio, a polycrystal or a c-axis-align gas is introduced and plasma is generated is preferably tioned atomic ratio, a polycrystal or a c-axis-aligned crystal
nerformed to remove dust from a surface of the gate insu-
(CAAC) is likely to be formed (the details wi performed to remove dust from a surface of the gate insu-
lating tiltherm of the details will be described lating film 5 later). The filling rate of the target including In, Ga, and Zn lating film 714. The reverse sputtering refers to a method in 5 later). The filling rate of the target including In, Ga, and Zn
which, without application of voltage to a target side, an RF is greater than or equal to 90% which, without application of voltage to a target side, an RF is greater than or equal to 90% and less than or equal to $_{\rm power}$ source is used for application of voltage to a substrate $_{\rm 100\%}$, preferably greater tha power source is used for application of voltage to a substrate 100% , preferably greater than or equal to 95% and less than side in an aroon atmosphere to generate plasma in the 100% . With the use of the target having side in an argon atmosphere to generate plasma in the $\frac{100\%}{200}$. With the use of the target having high rate vicinity of the culturate and modify a currence. Note that an dense oxide semiconductor film is formed. vicinity of the substrate and modify a surface. Note that an dense oxide semiconductor film is formed.
atmosphere of nitrogen, helium, or the like may be used 10 . When an In—Sn—Zn-based oxide semiconductor thin atmosphere of mitogen, neman, of the like may be used
into the film formed by a sputtering method using a target containing
atmosphere to which oxygen, nitrous oxide, or the like is
added may be used. Alternatively, an ar

least indium (In) or zinc (Zn). In particular, In and Zn are $\int_{\text{in}}^{\text{in}}$ the case where an In-Zn-based oxide material is used preferably contained. As a stabilizer for reducing changes in as an oxide semiconductor, a preferably contained. As a stabilizer for reducing changes in as an oxide semiconductor, a target therefor has an In:Zn
electrical characteristics of a transistor including the oxide ₂₀ atomic ratio of 50:1 to 1:2 (an I electrical characteristics of a transistor including the oxide 20 atomic ratio of 50:1 to 1:2 (an In₂O₃:ZnO molar ratio of 25:1 semiconductor, gallium (Ga) is preferably additionally con-
to 1:4), preferably, an In:Zn tained. Tin (Sn) is preferably contained as a stabilizer. Hafnium (Hf) is preferably contained as a stabilizer. Aluminum (Al) is preferably contained as a stabilizer. As ratio of 15:2 to 3:4). For example, in a target used for another stabilizer, one or plural kinds of lanthanoid such as 25 formation of an In—Zn-based oxide semiconduct another stabilizer, one or plural kinds of lanthanoid such as 25 lanthanum (La), cerium (Ce), praseodymium (Pr), neolanthanum (La), cerium (Ce), praseodymium (Pr), neo-
dymium (Nd), samarium (Sm), europium (Eu), gadolinium $Z > 1.5X+Y$ is satisfied. The mobility can be improved by dymium (Nd), samarium (Sm), europium (Eu), gadolinium $Z > 1.5X+Y$ is satisfied. The mobility can be improved by (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), keeping the ratio of Zn within the above range. erbium (Er), thulium (Tm), ytterbium (Yb), or lutetium (Lu) In this embodiment, the oxide semiconductor film is
30 formed over the substrate 700 in such a manner that the

Specifically, for the oxide semiconductor film, as substrate is held in a treatment chamber kept at reduced described above, an indium oxide, a tin oxide, a zinc oxide, pressure, a sputtering gas from which hydrogen and mo described above, an indium oxide, a tin oxide, a zinc oxide, pressure, a sputtering gas from which hydrogen and mois-
a two-component metal oxide such as an In—Zn-based ture are removed is introduced into the treatment cha a two-component metal oxide such as an In—Zn-based ture are removed is introduced into the treatment chamber oxide, a Sn—Zn-based oxide, an Al—Zn-based oxide, a while residual moisture therein is removed, and the above Zn—Mg-based oxide, a Sn—Mg-based oxide, an In—Mg-35 based oxide, or an In—Ga-based oxide, a three-component based oxide, or an In—Ga-based oxide, a three-component may be in the range of 100° C. to 600° C., preferably 200° metal oxide such as an In—Ga—Zn-based oxide (also C. to 400° C. By forming the oxide s metal oxide such as an In—Ga—Zn-based oxide (also C. to 400°C. By forming the oxide semiconductor film in a referred to as IGZO), an In—Al—Zn-based oxide, an In— \overline{a} state where the substrate is heated, the concentrati referred to as IGZO), an In—Al—Zn-based oxide, an In—
Sn—Zn-based oxide, a Sn—Ga—Zn-based oxide, an Al— impurities included in the formed oxide semiconductor film Sn—Zn-based oxide, a Sn—Ga—Zn-based oxide, an Al— impurities included in the formed oxide semiconductor film
Ga—Zn-based oxide, a Sn—Al—Zn-based oxide, an In— 40 can be reduced. In addition, damage by sputtering can be Hf—Zn-based oxide, an In—La—Zn-based oxide, an reduced. In order to remove residual moisture in the treat-
In—Ce—Zn-based oxide, an In—Pr—Zn-based oxide, an ment chamber, an entrapment vacuum pump is preferably In—Nd—Zn-based oxide, an In—Sm—Zn-based oxide, an used. For example, a cryopump, an ion pump, or a titanium In—Eu—Zn-based oxide, an In—Gd—Zn-based oxide, an sublimation pump is preferably used. The exhaustion unit In - Tb - Zn-based oxide, an In - Dy - Zn-based oxide, an 45 In - Ho - Zn-based oxide, an In - Er - Zn-based oxide, an In—Ho—Zn-based oxide, an In—Er—Zn-based oxide, an formation chamber which is exhausted with a cryopump, for
In—Tm—Zn-based oxide, an In—Yb—Zn-based oxide, or example, a hydrogen atom, a compound containing a hydro-In—Tm—Zn-based oxide, an In—Yb—Zn-based oxide, or example, a hydrogen atom, a compound containing a hydro-
an In—Lu—Zn-based oxide, a four-component metal oxide gen atom, such as water (H₂O), (preferably, also a coman In—Lu—Zn-based oxide, a four-component metal oxide gen atom, such as water (H_2O) , (preferably, also a comsuch as an In—Sn—Ga—Zn-based oxide, an In—Hf— pound containing a carbon atom), and the like are removed, Ga—Zn-based oxide, an In—Al—Ga—Zn-based oxide, an 50 whereby the concentration of an impurity contained in the In—Sn—Al—Zn-based oxide, an In—Sn—Hf—Zn-based oxide semiconductor film formed in the film formation In—Sn—Al—Zn-based oxide, an In—Sn—Hf—Zn-based oxide semiconductor film formed in the film formation oxide, or an In—Hf—Al—Zn-based oxide can be used. chamber can be reduced.

Here, for example, an In—Ga—Zn-based oxide means an As one example of the film formation conditions, the oxide containing In, Ga, and Zn, and there is no limitation distance between the substrate and the target is 100 mm, on the composition ratio of In, Ga, and Zn. The In—Ga— 55 Zn-based oxide may contain a metal element other than In,

In this embodiment, as the oxide semiconductor film, an pulsed direct-current (DC) power source is preferable In—Ga—Zn-based oxide semiconductor thin film with a because dust generated in film formation can be reduced and In—Ga—Zn-based oxide semiconductor thin film with a because dust generated in film formation can be reduced and thickness of 30 nm, which is obtained by a sputtering 60 the film thickness can be made uniform. method using a target including indium (In) , gallium (Ga) , In order that the oxide semiconductor film can contain as and zinc (Zn) , is used. In the case of forming an In—Ga— little hydrogen, hydroxyl group, and moisture and zinc (Zn), is used. In the case of forming an In—Ga— little hydrogen, hydroxyl group, and moisture as possible, it Zn -based oxide semiconductor film by a sputtering method, is preferable that an impurity adsorbed an In—Ga—Zn-based oxide semiconductor with an In:Ga: such as moisture or hydrogen, be eliminated and removed by
Zn atomic ratio of 1:1:1 (=1/3:1/3:1/3) or 2:2:1 (=2/5:2/5: 65 preheating the substrate 700 which has been su Zn atomic ratio of 1:1:1 (=1/3:1/3:1/3) or 2:2:1 (=2/5:2/5: 65 preheating the substrate 700 which has been subjected to the 1/5), or any oxide with a composition near to that of this process up to and including the step o oxide semiconductor can be used as a target. insulating film 714, in a preheating chamber of a sputtering

be used.
An oxide semiconductor to be used preferably contains at the preferably used as a target.

In: Zn atomic ratio of 15:1 to 1.5:1 (an In₂O₃: ZnO molar ratio of 15:2 to 3:4). For example, in a target used for

ay be contained.
Specifically, for the oxide semiconductor film, as substrate is held in a treatment chamber kept at reduced while residual moisture therein is removed, and the above target is used. The substrate temperature in film formation can be reduced. In addition, damage by sputtering can be reduced. In order to remove residual moisture in the treatsublimation pump is preferably used. The exhaustion unit may be a turbo pump provided with a cold trap. In the film

distance between the substrate and the target is 100 mm , the pressure is 0.6 Pa, the direct-current (DC) power source is 0.5 kW, and the atmosphere is an oxygen atmosphere (the Ga, and Zn.
In this embodiment, as the oxide semiconductor film, an a pulsed direct-current (DC) power source is preferable

apparatus, as a pretreatment for film formation. The tem-
perature for the preheating is in the range of 100° C. to 400° a short time; therefore, treatment can be performed even at perature for the preheating is in the range of 100° C. to 400° a short time; therefore, treatment can be performed even at C., preferably 150° C. to 300° C. As an exhaustion unit a temperature higher t C., preferably 150° C. to 300° C. As an exhaustion unit a temperature higher than the strain point of a glass subprovided in the preheating chamber, a cryopump is prefer-
strate. The concentration of hydrogen in the oxide able. Note that this preheating treatment can be omitted. This $\frac{1}{2}$ preheating may be similarly performed on the substrate 700 preheating may be similarly performed on the substrate 700 voltage of the transistor can be prevented from shifting in the which has been subjected to the process up to and including negative direction. which has been subjected to the process up to and including negative direction.
the step of forming conductive films 716 to 721, before the Oxygen deficiency is likely to be formed in an oxide formation of an insulating film 722 which will be formed semiconductor film formed by a sputtering method or the later.

10 like. Part of oxygen deficiency contributes to carrier gen-

film is processed (patterned) into a desired shape by etching Oxygen deficiency can be compensated by using an insu-
or the like, whereby an island-shaped oxide semiconductor lating oxide film as the gate insulating film 7 film 715 is formed over the gate insulating film 714 in a forming heat treatment. By using an insulating oxide film position where the island-shaped oxide semiconductor film 15 from which part of oxygen is released by h position where the island-shaped oxide semiconductor film 15 from which part of oxygen is released by heating as the
715 overlaps with the gate electrode 713.
175 overlaps with the gate electrode 713.

715 may be formed by an inkjet method. Formation of the reduction in the resistances of the transistor 211 and the resist mask by an inkjet method requires no photomask; transistor 213 can be prevented.

film 715 may be wet etching, dry etching, or both dry In this embodiment, an electrical furnace that is one of etching and wet etching. As the etching gas for dry etching, heat treatment apparatuses is used. a gas containing chlorine (a chlorine-based gas such as Note that a heat treatment apparatus is not limited to an chlorine (Cl₂), boron trichloride (BCl₃), silicon tetrachloride 25 electrical furnace, and may include a device for heating a (SiCl₄), or carbon tetrachloride (CCl₄)) is preferably used. process object by heat con $(SiCl₄)$, or carbon tetrachloride $(CCl₄)$ is preferably used. process object by heat conduction or heat radiation from a Alternatively, a gas containing fluorine (a fluorine-based gas heating element such as a res such as carbon tetrafluoride (\overline{CF}_4), sulfur hexafluoride (\overline{SF}_6), example, a rapid thermal annealing (\overline{RT} A) apparatus such as nitrogen trifluoride (\overline{NF}_3), or trifluoromethane (\overline{CHF}_3)), a gas rapid hydrogen bromide (HBr), oxygen (O_2) , any of these gases to 30 rapid thermal annealing (LRTA) apparatus can be used. An which a rare gas such as helium (He) or argon (Ar) is added, LRTA apparatus is an apparatus for heat which a rare gas such as helium (He) or argon (Ar) is added, LRTA apparatus is an apparatus for heating an object to be or the like can be used.

(ICP) etching method can be used. In order to etch the film 35 sodium lamp, or a high pressure mercury lamp. A GRTA into a desired shape, etching conditions (e.g., the amount of apparatus is an apparatus for performing heat treatment electric power applied to a coiled electrode, the amount of using a high-temperature gas. As the gas, an electric power applied to a coiled electrode, the amount of using a high-temperature gas. As the gas, an inert gas that electric power applied to an electrode on the substrate side, does not react with an object to be proc electric power applied to an electrode on the substrate side, does not react with an object to be processed by heat and the electrode temperature on the substrate side) need to treatment, for example, nitrogen or a rare ga

subsequent step so that a resist residue or the like left over 45 introduced into a heat treatment apparatus is preferably set surfaces of the oxide semiconductor film 715 and the gate to 6N (99.9999%) or more, more preferably 7N insulating film 714 is removed. (99.99999%) or more (i.e., the impurity concentration is 1

formed by a sputtering method or the like includes a large Through the above-described process, the concentration amount of moisture or hydrogen as impurities. Moisture and 50 of hydrogen in the oxide semiconductor film 715 can be hydrogen easily form a donor level and thus serve as reduced and the oxide semiconductor film 715 can be hydrogen easily form a donor level and thus serve as impurities in the oxide semiconductor. Thus, in one embodiimpurities in the oxide semiconductor. Thus, in one embodi-
ment of the present invention, in order to reduce an impurity lized. In addition, heat treatment at a temperature of lower such as moisture or hydrogen in the oxide semiconductor than or equal to the glass transition temperature makes it film, heat treatment is performed on the oxide semiconductor 55 possible to form an oxide semiconductor fil film, heat treatment is performed on the oxide semiconduc- 55 possible to form an oxide semiconductor film with a wide
tor film 715 in a nitrogen atmosphere, an oxygen atmo-
band gap in which the density of carriers genera tor film 715 in a nitrogen atmosphere, an oxygen atmosphere, an atmosphere of ultra-dry air, or a rare gas $(e.g.,)$ sphere, an atmosphere of ultra-dry air, or a rare gas (e.g., hydrogen is low. Therefore, the transistor can be manufac-
argon, helium) atmosphere. It is preferable that the water tured using a large-sized substrate, so tha content in the gas be 20 ppm or less, preferably 1 ppm or can be increased. Note that it is preferable that heat treat-
less, further preferably 10 ppb or less.
 $\frac{60 \text{ ment be performed such that the hydrogen concentration in}}{20}$

film 715 can be eliminated. Specifically, heat treatment may deficiency be compensated such that the oxide semiconduc-
be performed at a temperature of 300° C. to 700° C., tor film 715 has higher oxygen content be performed at a temperature of 300° C to 700° C, to $\frac{1}{15}$ has higher ox preferably 300° C to 500° C. For example, heat treatment $\frac{65}{15}$ stoichiometric composition. may be performed at 500° C. for approximately 3 to 6 Completed transistors (the transistors 211 and 213) minutes. When an RTA method is used for the heat treat-
including the oxide semiconductor film 715 in which the

strate. The concentration of hydrogen in the oxide semiconductor film is reduced in this manner, whereby the threshold

later .

later . Part of oxygen deficiency contributes to carrier gen-

Next, as illustrated in FIG. 11B, the oxide semiconductor eration, thereby reducing the resistance of a transistor. A resist mask for forming the oxide semiconductor film deficiency can be compensated. With these methods, a 715 may be formed by an inkjet method. Formation of the reduction in the resistances of the transistor 211 and the

thus, manufacturing cost can be reduced. 20 Heat treatment for the oxide semiconductor film 715 may
Note that etching for forming the oxide semiconductor be performed before it is patterned.

heating element such as a resistance heating element. For example, a rapid thermal annealing (RTA) apparatus such as the like can be used.
As the dry etching method, a parallel-plate reactive ion emitted from a lamp such as a halogen lamp, a metal halide As the dry etching method, a parallel-plate reactive ion emitted from a lamp such as a halogen lamp, a metal halide etching (RIE) method or an inductively coupled plasma lamp, a xenon arc lamp, a carbon arc lamp, a high pr

be set as appropriate.

As an etchant for wet etching, ITO-07N (produced by a subseted by the heat treatment, it is preferable that moisture,

KANTO CHEMICAL CO., INC.) may be used.

Note that it is preferable that reverse Note that it is preferable that reverse sputtering be per-
formed before the formation of a conductive film in a
of nitrogen or a rare gas such as helium, neon, or argon sulating film 714 is removed. (99.99999%) or more (i.e., the impurity concentration is 1
Note that, in some cases, the oxide semiconductor film ppm or less, preferably 0.1 ppm or less).

lized. In addition, heat treatment at a temperature of lower tured using a large-sized substrate, so that the productivity ss, further preferably 10 ppb or less. 60 ment be performed such that the hydrogen concentration in
By performing heat treatment on the oxide semiconductor the oxide semiconductor film 715 is 5×10^{19} /cm³ or less or By performing heat treatment on the oxide semiconductor the oxide semiconductor film 715 is $5 \times 10^{19} / \text{cm}^3$ or less or film 715, moisture or hydrogen in the oxide semiconductor $5 \times 10^{18} / \text{cm}^3$ or less. Further,

including the oxide semiconductor film 715 in which the

33
hydrogen concentration is reduced to the above-described value can have an off-state current of 10 aA $(1 \times 10^{-17}$ A) or
less, 1 aA $(1 \times 10^{-18}$ A) or less, 1 zA $(1 \times 10^{-21}$ A) or less, or
less are preferably used.
lyA $(1 \times 10^{-24}$ A) or less per micrometer of channel widt room temperature. Therefore, the completed transistors (the 5 prevented from being broken by the impurities. For transistors 211 and 213) have extremely low off-state current example, the concentration of impurities (e.g., density, so that the solid-state imaging device according to water, carbon dioxide, or nitrogen) which exist in the one embodiment of the present invention can be manufac-
deposition chamber may be reduced. Furthermore, th

Note that in the case where the oxide semiconductor film 10 Specifically, a deposition gas whose dew point is -80° C. or is heated, although depending on a material of the oxide lower, preferably -100° C or lowe semiconductor film or heating conditions, plate-like crystals By increasing the substrate heating temperature during the are formed at the surface of the oxide semiconductor film in deposition, migration of a sputtered particle is likely to occur
some cases. The plate-like crystal is preferably a single after the sputtered particle reaches a crystal which is c-axis-aligned in a direction substantially 15 Specifically, the substrate heating temperature during the perpendicular to a surface of the oxide semiconductor film. deposition is higher than or equal to 100° C. and lower than Even if the plate-like crystals do not form a single crystal or equal to 740° C., preferab body, each crystal is preferably a polycrystalline body which C. and lower than or equal to 500° C. By increasing the is c-axis-aligned in a direction substantially perpendicular to substrate heating temperature during the is c-axis-aligned in a direction substantially perpendicular to substrate heating temperature during the deposition, when the surface of the oxide semiconductor film. In the above- 20 the flat-plate-like sputtered particle described polycrystalline body, in addition to being c-axis-
aligned, the crystals preferably have identical a-b planes, of the flat-plate-like sputtered particle is attached to the
a-axes, or b-axes. Note that when a base semiconductor film is uneven, a plane-like crystal is a Furthermore, it is preferable that the proportion of oxygen polycrystalline body . Therefore , the surface of the base is 25 in the deposition gas be increased and the power be opti preferably as even as possible. Specifically, the surface of mized in order to reduce plasma damage at the deposition.
the base preferably has an average surface roughness (Ra) of The proportion of oxygen in the deposition an oxide semiconductor film including a plate-like crystal is As an example of the sputtering target, an In—Ga—
referred to as c-axis aligned crystalline oxide semiconductor 30 Zn—O compound target is described below.

than or equal to 450° C. to form, in the oxide semiconductor 35 higher than or equal to 1000° C. and lower than or equal to film, crystal parts in which the c-axes are aligned in the 1500° C. Note that X, Y and Z are give direction parallel to a normal vector of a surface where the Here, the predetermined molar ratio of InO_X powder to oxide semiconductor film is formed or a normal vector of a GaO_Y powder and ZnO_Z powder is, for ex

The second method is to form an oxide semiconductor 40 the molar ratio for mixing powder may be determined as film with a small thickness and then heat it at a temperature appropriate depending on the desired sputtering ta higher than or equal to 200° C. and lower than or equal to

700° C., to form, in the oxide semiconductor film, crystal electric characteristics of the transistor due to irradiation 700° C., to form, in the oxide semiconductor film, crystal electric characteristics of the transistor due to irradiation parts in which the c-axes are aligned in the direction parallel with visible light or ultraviolet lig to a normal vector of a surface where the oxide semicon- 45 the transistor has high reliability.

ductor film is formed or a normal vector of a surface of the

oxide semiconductor film.

the gate insulating film 714 are pa

film with a small thickness, then heat it at a temperature 702, the island-shaped higher than or equal to 200 $^{\circ}$ C. and lower than or equal to 50 wiring 711 are formed. higher than or equal to 200 $^{\circ}$ C. and lower than or equal to 50 wiring 711 are formed.
700 $^{\circ}$ C., and form a second oxide semiconductor film, to Then, a conductive film is formed so as to cover the oxide 700° C, and form a second oxide semiconductor film, to form, in the oxide semiconductor film, crystal parts in which form, in the oxide semiconductor film, crystal parts in which semiconductor film 715 by a sputtering method or a vacuum the c-axes are aligned in the direction parallel to a normal evaporation method. After that, the condu vector of a surface where the oxide semiconductor film is terned by etching or the like, so that the conductive films 716 formed or a normal vector of a surface of the oxide semi- 55 to 721 which each function as a source formed or a normal vector of a surface of the oxide semi- 55 to 721 which each function as a source electrode, a drain conductor film.

electrode, or a wiring are formed as illustrated in FIG. 11C.

formed by a sputtering method with a polycrystalline oxide with the island-shaped semiconductor film 702. The consemiconductor sputtering target. When ions collide with the ductive film 717 is connected to the conductive f sputtering target, a crystal region included in the sputtering 60 which is not illustrated in FIG. 11C. The conductive films target may be separated from the target along an a-b plane; 718 and 719 are in contact with the i target may be separated from the target along an a-b plane; in other words, a sputtered particle having a plane parallel to in other words, a sputtered particle having a plane parallel to ductor film 703. The conductive film 720 is in contact with an a-b plane (flat-plate-like sputtered particle or pellet-like the wiring 711 and the oxide semic sputtered particle) may flake off from the sputtering target. conductive film In that case, the flat-plate-like sputtered particle reaches a 65 ductor film 715. substrate while maintaining their crystal state, whereby the As a material of the conductive film for forming the CAAC-OS film can be formed.

34
For the deposition of the CAAC-OS film, the following

0 OS film during the deposition, the crystal state can be prevented from being broken by the impurities. For one embodiment of the present invention can be manufac-
deposition chamber may be reduced. Furthermore, the con-
centration of impurities in a deposition gas may be reduced.

or equal to 740 $^{\circ}$ C., preferably higher than or equal to 200 $^{\circ}$

(CAAC-OS). The In—Ga—Zn—O compound target, which is poly-
There are three methods for forming a CAAC-OS film. crystalline, is made by mixing InO_x powder, GaO_x powder,
The first method is to form an oxide semiconductor pressure, and performing heat treatment at a temperature higher than or equal to 1000° C. and lower than or equal to surface of the oxide semiconductor film. 8:4:3, 3:1:1, 1:1:1, 4:2:3, or 3:1:2. The kinds of powder and
The second method is to form an oxide semiconductor 40 the molar ratio for mixing powder may be determined as

ide semiconductor film.
The third method is to form a first oxide semiconductor contact holes reaching the island-shaped semiconductor film contact holes reaching the island-shaped semiconductor film 702, the island-shaped semiconductor film 703, and the

evaporation method. After that, the conductive film is pat-

For example, it is desirable that the CAAC-OS film is Note that the conductive films 716 and 717 are in contact
rmed by a sputtering method with a polycrystalline oxide with the island-shaped semiconductor film 702. The co the wiring 711 and the oxide semiconductor film 715. The conductive film 721 is in contact with the oxide semicon-

conductive films 716 to 721, any of the following materials

can be used: an element selected from aluminum, chromium, film is removed. Plasma treatment may be performed using copper, tantalum, titanium, molybdenum, or tungsten; an a mixture gas of oxygen and argon as well. alloy including any of these elements; an alloy film includ-
After the plasma treatment, as illustrated in FIG. 11C, the natively, a structure may be employed in which a film of a 5 refractory metal such as chromium, tantalum, titanium,

structure or a stacked-layer structure including two or more 15 layers. For example, a single-layer structure of an aluminum

oxide and zinc oxide, or a mixture of the metal oxide 25 materials containing silicon or silicon oxide can be used.

some cases in which an exposed portion of the oxide 35

wt %, and water are mixed at a volume ratio of 5:2:2 is used. In this embodiment, the insulating film 722 is formed to Alternatively, the conductive film may be etched by dry have a structure in which a silicon nitride fil Alternatively, the conductive film may be etched by dry have a structure in which a silicon nitride film having a etching by using a gas containing chlorine (C_1) , boron thickness of 100 nm formed by a sputtering method

a photolithography process, etching may be performed with ture in film formation may be higher than or equal to room
the use of a resist mask formed using a multi-tone mask temperature and lower than or equal to 300° the use of a resist mask formed using a multi-tone mask temperature and lower than or equal to 300° C., and is 100° which is a light-exposure mask through which light is C. in this embodiment. transmitted so as to have a plurality of intensities. A resist After the insulating film 722 is formed, heat treatment mask formed with the use of a multi-tone mask has a 55 may be performed. The heat treatment is performed in a plurality of thicknesses and further can be changed in shape introgen atmosphere, an atmosphere of ultra-dry air plurality of thicknesses and further can be changed in shape introgen atmosphere, an atmosphere of ultra-dry air, or a rare
by etching; therefore, the resist mask can be used in a gas (e.g., argon, helium) atmosphere prefe by etching; therefore, the resist mask can be used in a gas (e.g., argon, helium) atmosphere preferably at a tem-
plurality of etching steps for processing into different pat-
perature in the range of 200° C. to 400° C., f terns. Therefore, a resist mask corresponding to at least two 250° C. to 350° C. It is preferable that the water content in kinds of different patterns can be formed by one multi-tone 60 the gas be 20 ppm or less, pr kinds of different patterns can be formed by one multi-tone 60 the gas be 20 ppm or less, preferably 1 ppm or less, further mask. Thus, the number of light-exposure masks can be preferably 10 ppb or less. In this embodimen reduced and the number of corresponding photolithography
steps can also be reduced, whereby simplification of the sphere for 1 hour. Furthermore, RTA treatment for a short steps can also be reduced, whereby simplification of the sphere for 1 hour. Furthermore, RTA treatment for a short time at a high temperature may be performed before the

Next, plasma treatment is performed using a gas such as 65 N₂O, N₂, or Ar. By this plasma treatment, water or the like adhering to an exposed surface of the oxide semiconductor

ing the above elements in combination; or the like. Alter-
naulating film 722 is formed so as to cover the conductive
natively, a structure may be employed in which a film of a $\frac{1}{5}$ films 716 to 721 and the oxide sem refractory metal such as chromium, tantalum, titanium, insulating film 722 preferably contains as little impurities molybdenum, or tungsten is stacked over or under a metal such as moisture, and hydrogen, as possible. An i molybdenum, or tungsten is stacked over or under a metal such as moisture, and hydrogen, as possible. An insulating
film of aluminum, copper, or the like. Aluminum or copper film of a single layer or a plurality of insulat film of a single layer or a plurality of insulating films stacked is preferably used in combination with a refractory metal may be employed as the insulating film 722. When hydrogen material in order to avoid problems with heat resistance and 10 is contained in the insulating film 722, e material in order to avoid problems with heat resistance and 10 is contained in the insulating film 722, entry of the hydrogen corrosion. As the refractory metal material, molybdenum, into the oxide semiconductor film or e titanium, chromium, tantalum, tungsten, neodymium, scan-
dium, yttrium, or the like can be used.
whereby a back channel portion of the oxide semiconductor
Further, the conductive film may have a single-layer
film has lower film has lower resistance (n-type conductivity); thus, a parasitic channel might be formed. Therefore, it is important layers. For example, a single-layer structure of an aluminum that a film formation method in which hydrogen is not used
film containing silicon; a two-layer structure including a be employed in order to form the insulating film containing silicon; a two-layer structure including a be employed in order to form the insulating film 722 titanium film over an aluminum film; a three-layer structure containing as little hydrogen as possible. A mate titanium film over an aluminum film; a three-layer structure containing as little hydrogen as possible. A material that can
in which a titanium film, an aluminum film, and a titanium be used for the gate insulating film 71 in which a titanium film, an aluminum film, and a titanium be used for the gate insulating film 714 can be used for the film are stacked in this order; and the like can be given. 20 insulating film 722 and a material havin m are stacked in this order; and the like can be given. 20 insulating film 722 and a material having a high barrier
The conductive film for forming the conductive films 716 property is preferably used for the insulating f The conductive film for forming the conductive films 716 property is preferably used for the insulating film 722. For to 721 may be formed using a conductive metal oxide. As the example, as the insulating film having a hig to 721 may be formed using a conductive metal oxide. As the example, as the insulating film having a high barrier prop-
conductive metal oxide, indium oxide, tin oxide, zinc oxide, erty, a silicon nitride film, a silicon n conductive metal oxide, indium oxide, tin oxide, zinc oxide, erty, a silicon nitride film, a silicon nitride oxide film, an a amixture of indium oxide and tin oxide a mixture of indium aluminum nitride film an aluminum nit aluminum nitride film, an aluminum nitride oxide film, or the like can be used. When a plurality of insulating films stacked is used, an insulating film having a lower proportion In the case where heat treatment is performed after of nitrogen such as a silicon oxide film or a silicon oxyniformation of the conductive film, the conductive film pref-
tride film is formed on the side closer to the oxid formation of the conductive film, the conductive film pref-
erably has heat resistance sufficient to withstand the heat conductor film 715 than the insulating film having a high conductor film 715 than the insulating film having a high treatment.
Note that the material and etching conditions are adjusted barrier property is formed so as to overlap with the conduc-
Note that the material and etching conditions are adjusted barrier property is formed so as Note that the material and etching conditions are adjusted barrier property is formed so as to overlap with the conductant as appropriate so that the oxide semiconductor film 715 is tive films 716 to 721 and the oxide semi as appropriate so that the oxide semiconductor film 715 is tive films 716 to 721 and the oxide semiconductor film 715 not removed in etching of the conductive film as much as with the insulating film having a lower proport with the insulating film having a lower proportion of nitro-
gen sandwiched therebetween. When the insulating film possible. Depending on the etching conditions, there are gen sandwiched therebetween. When the insulating film
some cases in which an exposed portion of the oxide 35 having a high barrier property is used, impurities such semiconductor film 715 is partly etched and thus a groove (a moisture or hydrogen can be prevented from entering the depression portion) is formed. In this embodiment, a titanium film is used as the con-
ductive film 715 ductive film. Therefore, the conductive film can be selec-
and another insulating film and the vicinity thereof. In and another insulating film and the vicinity thereof. In addition, the insulating film having a lower proportion of tively etched by wet etching by using a solution (an ammo-40 addition, the insulating film having a lower proportion of nia hydrogen peroxide mixture) containing ammonia and introgen such as a silicon oxide film or a silic hydrogen peroxide water, however, the oxide semiconductor film formed in contact with the oxide semiconductor film
film 715 is also partly etched in some cases. As the ammonia 715 can prevent the insulating film formed usi film 715 is also partly etched in some cases. As the ammonia 715 can prevent the insulating film formed using a material hydrogen peroxide mixture, specifically, a solution in which having a high barrier property from bein hydrogen peroxide mixture, specifically, a solution in which having a high barrier property from being in direct contact hydrogen peroxide water of 31 wt %, ammonia water of 28 45 with the oxide semiconductor film 715.

thickness of 100 nm formed by a sputtering method is trichloride (BCl₃), or the like.
In order to reduce the number of photomasks and steps in 50 nm formed by a sputtering method. The substrate tempera-In order to reduce the number of photomasks and steps in 50 nm formed by a sputtering method. The substrate tempera-
a photolithography process, etching may be performed with ture in film formation may be higher than or eq

> perature in the range of 200° C. to 400° C., for example, time at a high temperature may be performed before the formation of the conductive films 716 to 721 in a manner similar to that of the previous heat treatment performed on the oxide semiconductor film to reduce moisture or hydro

gen. Even when oxygen defects are generated in the oxide electrode 713, the oxide semiconductor film 715 which is semiconductor film 715 by the previous heat treatment over the gate insulating film 714 and overlaps with th semiconductor film 715 by the previous heat treatment over the gate insulating film 714 and overlaps with the gate performed on the oxide semiconductor film by performing electrode 713, and a pair of the conductive films 7 performed on the oxide semiconductor film by performing electrode 713, and a pair of the conductive films 720 and 721 heat treatment after providing the insulating film 722 contraction over the oxide semiconductor film 715 heat treatment after providing the insulating film 722 con-
the oxide semiconductor film 715. Further, the
taining oxygen, oxygen is supplied to the oxide semicon- 5 transistor 211 and the transistor 213 may each include t taining oxygen, oxygen is supplied to the oxide semicon- $\frac{1}{5}$ transistor 211 and the transistor 213 may each include the ductor film 715 from the insulating film 722. By supplying insulating film 722 as its component ductor film 715 from the insulating film 722. By supplying insulating film 722 as its component. The transistor 211 and oxygen to the oxide semiconductor film 715, oxygen defects the transistor 213 illustrated in FIG. 11C oxygen to the oxide semiconductor film 715, oxygen defects the transistor 213 illustrated in FIG. 11C are channel-etched that serve as donors can be reduced in the oxide semicon-
type transistors in which part of the oxide that serve as donors can be reduced in the oxide semicon-
ductor film 715 and the stoichiometric composition can be
film 715 between the conductive film 720 and the conducductor film 715 and the stoichiometric composition can be film 715 between the conductive film 720 and the conducsatisfied. It is preferable that the proportion of oxygen in the 10 tive film 721 is etched. oxide semiconductor film 715 be higher than that in the Although the transistor 211 and the transistor 213 is stoichiometric composition. As a result, the oxide semiconductor as a single-gate transistor, a multi-gate trans stoichiometric composition. As a result, the oxide semicon-
described as a single-gate transistor, a multi-gate transistor
ductor film 715 can be made to be substantially i-type and
including a plurality of channel formati ductor film 715 can be made to be substantially i-type and including a plurality of channel formation regions can be variation in electrical characteristics of the transistor due to manufactured when a plurality of gate el variation in electrical characteristics of the transistor due to manufactured when a plurality of gate electrodes 713 elecoxygen defects can be reduced; thus, electrical characteris- 15 trically connected to each other is oxygen defects can be reduced; thus, electrical characteris- 15 trically connected to each other is included, if needed.
tics can be improved. The timing of this heat treatment is not
particularly limited as long as it is particularly limited as long as it is after the formation of the inverted staggered bottom-gate transistors, the structure of insulating film 722. When this heat treatment doubles as the transistors is not limited to these another step such as heat treatment for formation of a resin
film or heat treatment for reduction of the resistance of a 20 staggered bottom-gate transistors, staggered top-gate tranfilm or heat treatment for reduction of the resistance of a 20 staggered bottom-gate transistors, staggered top-gate transform transparent conductive film, the oxide semiconductor film sistors, or coplanar top-gate transi transparent conductive film, the oxide semiconductor film sistors, or coplanar top-gate transistors like the transistor 715 can be highly purified without the number of steps 215.

oxide semiconductor film 715 may be reduced by subjecting 25 electrode be used as a mask and a dopant be added to the the oxide semiconductor film 715 to heat treatment in an oxide semiconductor film to form a source re the oxide semiconductor film 715 to heat treatment in an oxide semiconductor film to form a source region and a drain oxygen atmosphere so that oxygen is added to the oxide region in the oxide semiconductor film in a selfsemiconductor. The heat treatment is performed at a tem-
person in the negative in suppressing shift of the threshold
perature of, for example, higher than or equal to 100° C. and
voltage in the negative direction due to m perature of, for example, higher than or equal to 100° C. and voltage in the negative direction due to miniaturization of lower than 350° C., preferably higher than or equal to 150° 30 the transistor. The dopant may be add C. and lower than 250° C. It is preferable that an oxygen gas
tation method or an ion doping method. Alternatively, the
used for the heat treatment in an oxygen atmosphere do not
dopant may be added by performing plasma tr used for the heat treatment in an oxygen atmosphere do not dopant may be added by performing plasma treatment in an
include water, hydrogen, or the like. Alternatively, the purity atmosphere of a gas containing the dopant. include water, hydrogen, or the like. Alternatively, the purity atmosphere of a gas containing the dopant. As the added of the oxygen gas which is introduced into the heat treatment dopant, nitrogen, phosphorus, boron, or apparatus is preferably greater than or equal to 6N 35 Note that also in the transistor 215, a source region and a to 7N (99.99999%) (that is, the impurity concentration in the addition of a dopant.

oxygen gas is less than or equal to 1 ppm, preferably less This embodiment can be implemented in appropriate

than or equal to 0.1 ppm).
 (99.9999%) or more, further preferably greater than or equal

doping method, or the like to reduce oxygen defects serving as donors. For example, oxygen which is made into a plasma state with a microwave at 2.45 GHz may be added to the The solid-state imaging device described in the above oxide semiconductor film 715.

position overlapping with the oxide semiconductor film 715 portable information terminals, electronic book devices,
by forming a conductive film over the insulating film 722 video cameras, and digital still cameras. Specif and then patterning the conductive film. In the case where of electronic devices using the solid-state imaging device
the back gate electrode is formed, an insulating film is 50 described in the above embodiments are ill preferably formed to cover the back gate electrode. The back 12D.
gate electrode can be formed using a material and a structure FIG. 12A illustrates a display device including a housing
similar to those of the gate electro

example, the back gate electrode may be formed in a such device described in the above embodiments for the imaging a manner that a conductive film in which a titanium film, an portion 5004 can provide a display device that a manner that a conductive film in which a titanium film, an portion 5004 can provide a display device that enables aluminum film, and a titanium film are stacked is formed, a obtainment of high-quality image data and obta resist mask is formed by a photolithography method or the 60 like, and unnecessary portions are removed by etching so that the conductive film is processed (patterned) into a personal computer, for receiving TV broadcasting, and for

desired shape.

Through the above-described process, the transistor 211 FIG. 12B illustrates a portable information terminal

⁶⁵ including a housing 5101, a display portion 5102, operation

⁶⁵ including a housing 5101,

715 can be highly purified without the number of steps 215.
In order that the transistor 211 and the transistor 213 can
Moreover, the oxygen defects that serve as donors in the be coplanar top-gate transistors, it is prefe drain region may be formed in a self-aligned manner after addition of a dopant.

ide semiconductor film 715.
Note that a back gate electrode may be formed in a display devices, mobile phones, portable game machines,

similar to those of the gate electrode 713 or the conductive 5001, a display portion 5002, a supporting base 5003, an imaging portion 5004, and the like. The solid-state imaging imaging portion 5004, and the like. The solid-state imaging device described in the above embodiments can be used for The thickness of the back gate electrode is in the range of 55 device described in the above embodiments can be used for 10 nm to 200 nm to 200 nm. For the imaging portion 5004. The use of the solid-state imaging obtainment of high-quality image data and obtainment of high-resolution images. Note that the display device includes all devices for displaying information such as for a

d the transistor 213 are formed. ⁶⁵ including a housing 5101, a display portion 5102, operation
The transistor 211 and the transistor 213 each include the keys 5103, an imaging portion 5104, and the like. The The transistor 211 and the transistor 213 each include the keys 5103, an imaging portion 5104, and the like. The gate electrode 713, the gate insulating film 714 over the gate solid-state imaging device described in the ab solid-state imaging device described in the above embodi30

ments can be used for the imaging portion 5104. The use of the solid-state imaging device described in the above the solid-state imaging device described in the above transistor is directly connected to the first electrode of embodiments for the imaging portion 5104 can provide a the first photo electric conversion element, portable information terminal that enables obtainment of wherein the other of the source and the drain of the second
high-quality image data and obtainment of high-resolution 5 transistor is directly connected to a first e

high-quality image data and obtainment of high-resolution 5

images.

FIG. 12C illustrates a portable game machine including a

display portion 5304, a display portion 5305, a speaker 5306, an

operation key 5307, a stylus provide a portable game machine that enables obtainment of $\frac{15}{15}$ is 100 yA/µIII or less.
high-quality image data and obtainment of high-resolution
images. Note that although the portable game machine
illustrated in F

5401, a display portion 5402, an audio input portion 5403, than silicon.

an audio output portion 5404, operation keys 5405, an 5. The semiconductor device according to claim 4, imaging portion 5406, and the like. The sol device described in the above embodiments can be used for 25 ductor.
the imaging portion 5406. The use of solid-state imaging 6. A method of driving a semiconductor device compris-
device described in the above embodiments

data processing circuit, 109: selection line, 111: output line, transistor is directly connected to a first electrode of the 113 : pixel 201 : switching element 202 : sub-pixel 203 : 113: pixel, 201: switching element, 202: sub-pixel, 203: second photo electric conversion element, wherein a second
sub-pixel, 205: photosensor, 206: photosensor, 207: photo-
electrode of the first photo electric conversio sub-pixel, 205: photosensor, 206: photosensor, 207: photo-
diode. 209: amplifier circuit. 211: transistor. 213: transistor. directly connected to a wiring, and wherein a second elecdiode, 209: amplifier circuit, 211: transistor, 213: transistor, directly connected to a wiring, and wherein a second elec-
215: transistor 217: transistor 300: reset period. 301: expo- Δ trode of the second photo elec 215: transistor, 217: transistor, 300: reset period, 301: expo- 40 sure period, 302: readout period, 700: substrate, 701: insulating film, 702: semiconductor film, 703: semiconductor step of:
film, 707: gate electrode, 708: insulating film, 711: wiring, select film, 707: gate electrode, 708: insulating film, 711: wiring, selecting an on state and an off state of the second 712: insulating film, 713: gate electrode, 714: gate insulating the second transistor in accordance with a 712: insulating film, 713: gate electrode, 714: gate insulating transistor in accordance with a luminance of external film, 715: oxide semiconductor film, 722: insulating film, 45 light. film, 715: oxide semiconductor film, 722: insulating film, 45 light.

727: region, 728: region, 729: region, 5001: housing, 5002: 7. The semiconductor device according to claim 6, display portion, 5003: supporting base, key, 5104: imaging portion, 5301: housing, 5302: housing, 8. The semiconductor device according to claim 6, 5303: display portion, 5304: display portion, 5305: micro- 50 wherein the second transistor comprises, in a channe phone, 5306: speaker, 5307: operation key, 5308: stylus, mation region, a semiconductor material having a wider
5309: imaging portion, 5401: housing, 5402: display por-
band gap than silicon and a lower intrinsic carrier d

-
-
- a second photo electric conversion element;
a first transistor; and
-
-
- wherein a first electrode of the first photo electric con-
version element is directly connected to one of a source
version element is directly connected to one of a source
- 40
wherein one of a source and a drain of the second
-
-
-

the portable game machine is not limited to two.
FIG. 12D illustrates a mobile phone including a housing band gap than silicon and a lower intrinsic carrier density FIG. 12D illustrates a mobile phone including a housing band gap than silicon and a lower intrinsic carrier density 5401, a display portion 5402, an audio input portion 5403, than silicon.

REFERENCE NUMERALS
a drain of the second transistor is directly connected to the
a drain of the second transistor is directly connected to the 100: solid-state imaging device, 101: pixel portion, 103: first electrode of the first photo electric conversion element, horizontal selection circuit, 105: data output circuit, 107: $\frac{35}{25}$ wherein the other of the s directly connected to the wiring, the method comprising the

tion, 5403: audio input portion, 5404: audio output portion, than silicon.

5405: operation key, 5406: imaging portion

79. The semiconductor device according to claim 8,

This application is based on Japanese Patent Appli ductor

15, 2011, the entire contents of which are hereby incorpo-

10. The semiconductor device according to claim 6,

10. The semiconductor device according to claim 6,

11. A semiconductor device comprising:

1. A semiconductor

- 1. A semiconductor device comprising:

a first photo electric conversion element;

a second photo electric conversion element ;

a second photo electric conversion element
	- a second photo electric conversion element;
a first transistor;

a first transistor; and a second transistor; and a second transistor, and a second transistor,

60

version element is directly connected to one of a source version element is directly connected to one of a source and a drain of the first transistor, and a drain of the first transistor,

- wherein one of a source and a drain of the second transistor is directly connected to the first electrode of the first photo electric conversion element,
wherein the other of the source and the drain of the second
- transistor is directly connected to a first electrode of the 5
second photo electric conversion element,
- wherein a second electrode of the first photo electric conversion element is directly connected to a wiring,
- wherein a second electrode of the second photo electric conversion element is directly connected to the wiring, 10 and
- wherein the other of the source and the drain of the first transistor is electrically connected to a gate of the third

12. The semiconductor device according to claim 11, 15 wherein an off-state current density of the second transistor is 100 yA/ μ m or less.

13. The semiconductor device according to claim 11, wherein the second transistor comprises, in a channel formation region, a semiconductor material having a wider 20 band gap than silicon and a lower intrinsic carrier density

than silicon. **14**. The semiconductor device according to claim 13, wherein the semiconductor material is an oxide semiconductor. 25

15. The semiconductor device according to claim 11, wherein the wiring is configured to supply a reset signal.
 $* * * * * *$