

(54) ROUGH ANTI-STICTION LAYER FOR
MEMS DEVICE

- See application file for complete search history.
 See application file for complete search history.
 See application file for complete search history.
 References Cited Manufacturing Co., Ltd., Hsin-Chu (TW)
- (72) Inventors: Yu-Jui Chen, Taipei (TW); I-Shi Wang, Sanxia Township (TW);
Ren-Dou Lee, Hsinchu (TW); Jen-Hao Liu, Zhunan Township (TW)
- (73) Assignee: Taiwan Semiconductor **Manufacturing Co., Ltd.**, Hsin-Chu (TW)
- $(*)$ Notice: Subject to any disclaimer, the term of this LLC patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 15/006,301
- (22) Filed: **Jan. 26, 2016**

(65) Prior Publication Data

US 2017/0210612 A1 Jul. 27, 2017

(52) U.S. Cl.
CPC **B81B 3/0005** (2013.01); **B81C 1/00984** $(2013.01);$ $B81B$ $2203/04$ $(2013.01);$ $B81B$ 2207/012 (2013.01); B81B 2207/07 (2013.01); B81C 2201/0132 (2013.01); B81C 2203/037 (2013.01); B81C 2203/0785 (2013.01) 20 Claims, 8 Drawing Sheets

(12) **United States Patent** (10) Patent No.: US 9,884,755 B2
Chen et al. (45) Date of Patent: Feb. 6, 2018

(45) Date of Patent: Feb. 6, 2018

NOOGH ANTI-STICTION LATER FOR (56) FIELD OF CLASSIFICATION SEARCH THE B81B 2/0005; B81C 1/00984

References Cited

U.S. PATENT DOCUMENTS

* cited by examiner

Primary Examiner - Long Pham
(74) Attorney, Agent, or Firm - Eschweiler & Potashnik,

(57) ABSTRACT

The present disclosure relates to a MEMS package with a rough metal anti-stiction layer, to improve stiction characteristics, and an associated method of formation. In some embodiments, the MEMS package includes a MEMS IC bonded to a CMOS IC. The CMOS IC has a CMOS substrate and an interconnect structure disposed over the CMOS substrate. The interconnect structure includes a plurality of metal layers disposed within a plurality of dielectric layers. The MEMS IC is bonded to an upper surface of the interconnect structure and, in cooperation with the CMOS IC, enclosing a cavity between the MEMS IC and the CMOS IC. The MEMS IC has a moveable mass arranged in the cavity. The MEMS package further includes an anti-stiction layer disposed on the upper surface of the interconnect structure under the moveable mass . The anti - stiction layer is made of metal and has a rough top surface.

Fig. 1A

Fig. 2

Fig. 3

Fig. 4

Fig. 5

Fig. 7

Fig. 9

Fig. 11

$1200 - 1$

Microelectromechanical systems (MEMS) devices, such
as accelerometers, pressure sensors and gyroscopes, have
found widespread use in many modern day electronic
devices. For example, MEMS accelerometers are commonly
able ma tablet computers or in smart phones. For many applications, with respect to the fixed electrode plate in response to MEMS devices are electrically connected to application-
MEMS devices are electrically connected to applic specific integrated circuits (ASICs) to form complete MEMS systems.

the following detailed description when read with the with CMOS circuits. One significant challenge with MEMS accompanying figures. It is noted that in accordance with 20 devices is surface stiction. Surface stiction refer accompanying figures. It is noted that, in accordance with 20 devices is surface stiction. Surface stiction refers to the the standard practice in the industry various features are not tendency of a moveable or flexible ME the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

embodiments of a microelectromechanical systems

embodiments of an enlarged portion of the MEMS package of FIG. 1A

embodiments of a MEMS package with a rough metal anti-stiction laver.

some embodiments of a method for manufacturing a MEMS whether the surfaces are hydrophilic or hydrophobic, and so
package with a rough metal anti-stiction layer at various on. Approaches have been used to attempt to limit package with a rough metal anti-stiction layer at various stages of manufacture.

of a method for manufacturing a MEMS package with a hydrophilic properties of the surfaces. However, these or cough metal anti-stiction layer.

ments, or examples, for implementing different features of this disclosure. Specific examples of components and this disclosure. Specific examples of components and IC bonded to a CMOS IC. An anti-stiction layer is disposed arrangements are described below to simplify the present on the CMOS IC under a moveable mass of the MEMS IC. disclosure. These are, of course, merely examples and are 50 The anti-stiction layer has a rough top surface made up of a
not intended to be limiting. For example, the formation of a series of peaks and valleys. These peak not intended to be limiting. For example, the formation of a series of peaks and valleys. These peaks and valleys, which
first feature over or on a second feature in the description limit the overall contact area to points first feature over or on a second feature in the description limit the overall contact area to points where the peaks of the that follows may include embodiments in which the first and anti-stiction layer meet a lower surf that follows may include embodiments in which the first and anti-stiction layer meet a lower surface of the moveable second features are formed in direct contact, and may also mass, help improve stiction characteristics. T second features are formed in direct contact, and may also mass, help improve stiction characteristics. Therefore, stic-
include embodiments in which additional features may be 55 tion can be avoided at the end of the manu formed between the first and second features, such that the and/or during normal operation of the MEMS package, and first and second features may not be in direct contact. In reliability is accordingly improved. The concep addition, the present disclosure may repeat reference numer-
allustrated herein with regards to some example MEMs
als and/or letters in the various examples. This repetition is
devices, but it will be appreciated that the for the purpose of simplicity and clarity and does not in itself 60 applicable to suitable MEMS device employing moveable dictate a relationship between the various embodiments parts, including actuators, valves, switches,

"below," "lower," "above," "upper" and the like, may be
used herein for ease of description to describe one element 65 embodiments of a MEMS package 100 with a rough metal used herein for ease of description to describe one element 65 or feature's relationship to another element(s) or feature(s) or feature's relationship to another element(s) or feature(s) anti-stiction layer. The MEMS package 100 comprises a as illustrated in the figures. The spatially relative terms are CMOS IC 102 comprising CMOS devices dispos

ROUGH ANTI-STICTION LAYER FOR intended to encompass different orientations of the device in
MEMS DEVICE use or operation in addition to the orientation depicted in the use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative BACKGROUND degrees or at other orientations) and the spatially relative
5 descriptors used herein may likewise be interpreted accord-

devices. For example, MEMS accelerometers are commonly able mass and a neighboring fixed electrode plate arranged
found in automobiles (e.g., in airbag deployment systems) 10 within a cavity. The moveable mass is moveable found in automobiles (e.g., in airbag deployment systems), 10 within a cavity. The moveable mass is moveable or flexible
tablet computers or in smart phones. For many applications with respect to the fixed electrode plate MEMS devices are electrically connected to application-
specific integrated circuits (ASICs) to form complete distance variation between the moveable mass and the fixed electrode plate is detected through the capacitive coupling of 15 the moveable mass and the fixed electrode plate and transmitted to a measurement circuit for further processing.

BRIEF DESCRIPTION OF THE DRAWINGS mitted to a measurement circuit for further processing.
Due to the moveable or flexible parts, MEMS devices
pects of the present disclosure are best understood from have several production Aspects of the present disclosure are best understood from have several production challenges that are not encountered

e following detailed description when read with the with CMOS circuits. One significant challenge with contact with a neighboring surface and "stick" to the neighboring surface. This "stiction" can occur at the end of manufacturing, such that the moveable or flexible part is not quite released from the neighboring surface, or can occur FIG. 1A illustrates a cross-sectional view of some 25 quite released from the neighboring surface, or can occur
abodiments of a microelectromechanical systems during normal operation when the component suddenly (MEMS) package with a rough metal anti-stiction layer. becomes "stuck" to the neighboring surface. As feature sizes FIG. 1B illustrates a cross-sectional view of some shrink for successive generations of technology, surfac FIG. 1B illustrates a cross-sectional view of some shrink for successive generations of technology, surface abodiments of an enlarged portion of the MEMS package stiction is becoming an increasingly important consideration in MEMS devices. Surface stiction can arise due to any one of several different effects, such as capillary force, molecular FIG. 1C illustrates a perspective view of some embodi-

ents of a portion of the MEMS package of FIG. 1A.
van der Waals force or electrostatic forces between neighments of a portion of the MEMS package of FIG. 1A. van der Waals force or electrostatic forces between neigh-
FIG. 2 illustrates a cross-sectional view of some other boring surfaces. The extent to which these effects cause FIG. 2 illustrates a cross-sectional view of some other boring surfaces. The extent to which these effects cause
abodiments of a MEMS package with a rough metal stiction can vary based on many different factors such as ti-stiction layer.
FIGS. 3-11 illustrate a series of cross-sectional views of faces, contact potential difference between the surfaces, stiction, for example, performing surface treatment or coat-
FIG. 12 illustrates a flow diagram of some embodiments 40 ing to the moveable mass or cavity surfaces to change approaches are difficult to integrate with various manufacturing processes and introduce contamination.

turing processes application is related to a MEMS package
45 with a rough metal anti-stiction layer to improve stiction with a rough metal anti-stiction layer to improve stiction The present disclosure provides many different embodi-

ents, or examples, for implementing different features of MEMS package. The MEMS package comprises a MEMS reliability is accordingly improved. The concept will be devices, but it will be appreciated that the concept is applicable to suitable MEMS device employing moveable and/or configurations discussed.
Including actuators parts parts parts , such as "beneath," example.
In example . provide the system of the system of the system of the system of the system sensors , and or gyroscopes , f

CMOS IC 102 comprising CMOS devices disposed within

device layer 130 bonded the CMOS IC 102. The MEMS device layer 130 comprises a fixed portion 132 and a moveable mass 116. In some embodiments, the moveable 5 mass 116 is connected to the fixed portion 132 by one or more cantilever beams or springs (not shown) and at least a portion of the moveable mass 116 can move in at least one direction with respect to the fixed portion 132. In some embodiments, the CMOS substrate 104 and the MEMS embodiments, the CMOS substrate 104 and the MEMS 10 wherein R_q is the RMS surface roughness of the anti-stiction device layer 110 aver 110. v, is the vertical distance from the mean surface disposed over the CMOS substrate 104 and under the
moveable mass 116 is less than 100 μ m, for example,
top surface 110s, which is configured to limit contact area to
top surface 116s of the moveable mass 116 when the
mo

the anti-stiction layer 110. A measurement circuit is config-
ting shape surrounding the fixed electrode plate 106. The
ured to detect a distance change between the moveable mass 25 anti-stiction layer 110 can also be one ured to detect a distance change between the moveable mass 25 anti-stiction layer 110 can also be one or a plurality of 116 and the fixed electrode plate 106 for example based on rectangular, round or other suitable s 116 and the fixed electrode plate 106, for example based on rectangular, round or other suitable shaped portions disposed
changes of a varying current or voltage measured between alongside the fixed electrode plate 106. Du the moveable mass 116 and the fixed electrode plate 106. the MEMS package 100, the moveable mass 116 can move
Compared to the anti-stiction layer 110, the fixed electrode with respect to the CMOS substrate 104 commensurate Compared to the anti-stiction layer 110, the fixed electrode with respect to the CMOS substrate 104 commensurate with plate 106 has a smooth top surface 106s. An uppermost 30 a force experienced by the MEMS package 100. Fo plate 106 has a smooth top surface 106s. An uppermost 30 region of the rough top surface 110s is spaced apart from the region of the rough top surface 110s is spaced apart from the example, if the MEMS package 100 is moved upward
lower surface 116s of the moveable mass 116 by a first suddenly, the moveable mass 116 will tend to stay at res vertical distance d_1 , and an uppermost region of the smooth top surface 106s is spaced apart from the lower surface 116s of the moveable mass 116 by a second vertical distance d_2 35 that is greater than the first vertical distance d_1 . In this way, that is greater than the first vertical distance d_1 . In this way, spondingly provides a temporary change in a capacitance the anti-stiction layer 110 prevents the moveable mass 116 between the moveable mass 116 and the from reaching and "sticking" to the fixed electrode plate 106 . In some embodiments, the smooth top surface $106s$ has a surface height from a bottom surface of the fixed electrode 40 plate 106 that is substantially same as a mean surface height of the rough top surface $110s$. The mean surface height of the rough top surface $110s$ is a height from a mean surface $122s$ rough top surface 110s is a height from a mean surface $122s$ of the moveable mass 116 moves very close and may even of the rough top surface 110s of the anti-stiction layer anti-stiction layer 110. The height of the mean surface 122s 45 110. Since the peaks (see 124 in FIG. 1B) of the rough top is calculated from the roughness profile. In some embodi-
surface 110s are closer to the moveable m is calculated from the roughness profile. In some embodi-
method surface $110s$ are closer to the moveable mass 116 than the
ments, the anti-stiction layer 110 and the fixed electrode
mooth top surface $106s$, the ant plate 106 comprise the same metal material and have the the fixed electrode plate 106 from contacting the moveable bottom surfaces substantially aligned one another. In some mass 116. Thereby, stiction between the fixed electrode plate other embodiments, the anti-stiction layer 110 and the fixed 50 106 and the moveable mass 116 is limi other embodiments, the anti-stiction layer 110 and the fixed 50 electrode plate 106 can alternatively be made of different electrode plate 106 can alternatively be made of different pared to the rough top surface 116s which provides good materials from one another. In some embodiments, the mechanical anti-stiction properties, the smooth top su materials from one another. In some embodiments, the mechanical anti-stiction properties, the smooth top surface anti-stiction layer 110 may comprise aluminum (Al), nickel $106s$ of the fixed electrode plate 106 provides anti-stiction layer 110 may comprise aluminum (Al), nickel 106s of the fixed electrode plate 106 provides good electrical
properties for MEMS devices over different ICs in that the

FIG. 1B illustrates a cross-sectional view of some 55 embodiments of an enlarged portion of the MEMS package embodiments of an enlarged portion of the MEMS package fixed electrode plate 106 and the lower surface of the 100 of FIG. 1A. As shown in more detail in FIG. 1B, the moveable mass. 100 rough top surface 110s of the anti-stiction layer 110 faces the FIG. 2 illustrates a cross-sectional view of some other

110 layer surface 116s of the moveable mass 116 and has a embodiments of a MEMS package 200 with lower surface 116s of the moveable mass 116 and has a embodiments of a MEMS package 200 with a rough metal series of peaks (e.g., 124) and valleys (e.g., 126), that reduce 60 anti-stiction layer. The MEMS package 200 compr series of peaks (e.g., 124) and valleys (e.g., 126), that reduce ω_0 anti-stiction layer. The MEMS package 200 comprises a contact area between the moveable mass 116 and the anti-
CMOS IC 202 including a CMOS substrate contact area between the moveable mass 116 and the anti-
stiction layer 110. Thus, stiction force between the moveable
interconnect structure 232 disposed over the CMOS substiction layer 110. Thus, stiction force between the moveable interconnect structure 232 disposed over the CMOS submass 116 and anti-stiction layer 110 is decreased and the strate 204. The interconnect structure 232 includ mass 116 and anti-stiction layer 110 is decreased and the strate 204. The interconnect structure 232 includes a plural-
possibility of stiction is reduced. In some embodiments, the ity of metal layers disposed within a plu rough top surface 110s of anti-stiction layer 110 has a root 65 A MEMS IC 212 is bonded to an upper surface 232s of the mean square (RMS) surface roughness in a range of from interconnect structure 232 and, in cooperation mean square (RMS) surface roughness in a range of from interconnect structure 232 and, in cooperation with the about 10 nm to about 60 nm, preferably greater than 40 nm. CMOS IC 202, enclosing a cavity 220 between the MEMS

4

a CMOS substrate 104 and a MEMS IC 112 bonded to the The RMS surface roughness is calculated as the root mean CMOS IC 102. The MEMS IC 112 comprises a MEMS square of a surface's measured microscopic peaks and square of a surface's measured microscopic peaks and valleys, as provided by the formula below:

$$
R_q = \sqrt{\frac{1}{n} \sum_{i=1}^n y_i^2};
$$

device layer 130 may comprise monocrystalline silicon. The layer 110, y_i is the vertical distance from the mean surface
MEMS device layer 130 is bonded to the CMOS substrate 122 to each of n data points, which can be sp MEMS device layer 130 is bonded to the CMOS substrate 122 to each of n data points, which can be spaced at regular 104 , enclosing a cavity 120 between the moveable mass 116 intervals on the mean surface 122. In some em 104, enclosing a cavity 120 between the moveable mass 116 intervals on the mean surface 122. In some embodiments, a and the CMOS substrate 104. The moveable mass 116 is distance dependence the rough top surface 110s of the and the CMOS substrate 104. The moveable mass 116 is distance d_s between the rough top surface 110s of the arranged in the cavity 120. An anti-stiction layer 110 is 15 anti-stiction layer 110 and the lower surface 116s arranged in the cavity 120. An anti-stiction layer 110 is 15 anti-stiction layer 110 and the lower surface 116s of the disposed over the CMOS substrate 104 and under the moveable mass 116 is less than 100 um for examp

> suddenly, the moveable mass 116 will tend to stay at rest such that the moveable mass 116 and CMOS substrate 104 will squeeze closer together during the acceleration. This temporary change in spacing due to the acceleration correbetween the moveable mass 116 and the fixed electrode plate 106. The capacitance between the fixed electrode plate 106 and moveable mass 116 can be monitored, and the acceleration experienced by the MEMS device can then be calculated based on this monitored capacitance. In some cases, the acceleration is extreme that the lower surface $116s$ properties for MEMS devices over different ICs in that the smoothness helps provide a consistent distance between the

> CMOS IC 202, enclosing a cavity 220 between the MEMS

IC 212 and the CMOS IC 202. A moveable mass 216 of the In some embodiments, the CMOS substrate 204, or the In some embodiments, the CMOS substrate 204, or the In some substrate 214 may comprise bulk semiconductor

prises a capping substrate 214 having a recess 222 disposed germanium, silicon carbide, a group III element, and a group directly above the moveable mass 216 and which constitutes 5 V element. In other embodiments, the CMO a portion of the cavity 220 in fluid communication with a or the capping substrate 214 are semiconductor-on-insulator lower portion between the moveable mass 216 and the (SOI) substrates, such as silicon-on-insulator or po lower portion between the moveable mass 216 and the (SOI) substrates, such as silicon-on-insulator or polysilicon-CMOS IC 202. The cavity 220 is hermetically sealed from on-insulator (POI) substrates, for example. cmost in the ambient environment surrounding the MEMS package Therefore, as can be seen from the above embodiments, a
200. In other embodiments, the capping substrate 214 10 rough metal anti-stiction layer can be advanta 200. In other embodiments, the capping substrate 214 10 encloses the recess 222 in cooperation with the moveable reducing stiction in MEMS structures. The precise surface mass 216 to form a second hermetically sealed cavity that is roughness that is present for the metal anti-s mass 216 to form a second hermetically sealed cavity that is roughness that is present for the metal anti-stiction layer can isolated from the cavity 220 having the same or different vary depending on the manufacturing pro pressures. The moveable mass 216 can be a flexible MEMS tions, such as annealing temperature and time, but typically
membrane, and/or other MEMS structures, configured to 15 exhibit a rough surface of peaks and valleys. Th

An anti-stiction layer 210 is disposed on the upper surface and/or the height and widths of the peaks also varying over $232s$ of the interconnect structure 232 under the moveable a length or area of the surface. Aside fr mass 216. In some embodiments, the anti-stiction layer 210 20 limiting stiction, metal anti-stiction layer is simple to incor-
is made of metal and has a rough top surface. The MEMS porate into modern semiconductor manufac package 200 may further comprise a fixed electrode plate and is compatible with other MEMS materials (e.g. bulk 206 disposed on the upper surface 232s of the interconnect silicon). It also avoids contamination problem of t 206 disposed on the upper surface $232s$ of the interconnect silicon). It also avoid structure 232 under the moveable mass 216 , coupled to a anti-stiction coatings. measurement circuit configured to detect a distance change 25 FIGS. 3-11 illustrate a series of cross-sectional views of between the moveable mass 216 and the fixed electrode some embodiments of a method for manufacturing between the moveable mass 216 and the fixed electrode some embodiments of a method for manufacturing a MEMS plate 206 through capacitive coupling of the moveable mass package with a rough metal anti-stiction layer at vario plate 206 through capacitive coupling of the moveable mass package with a rough metal anti-stiction layer at various 216 and the fixed electrode plate 206. In some embodiments, stages of manufacture. 216 the fixed electrode plate 206 is made of the same metal as the As shown in cross-sectional view 300 of FIG. 3, a CMOS anti-stiction layer 210 but has a smooth top surface. 30 OC 202, which includes an interconnect stru

In some embodiments, the MEMS package 200 further CMOS substrate 204, is provided. A plurality of CMOS comprises a bonding structure 224 disposed between the devices are formed within the CMOS substrate 204. In comprises a bonding structure 224 disposed between the devices are formed within the CMOS substrate 204. In MEMS IC 212 and the CMOS IC 202, configured to bond various embodiments, the CMOS substrate 204 may com-MEMS IC 212 and the CMOS IC 202, configured to bond various embodiments, the CMOS substrate 204 may com-
the two together. In some embodiments, the bonding struc-
prise any type of semiconductor body (e.g., silicon/CMOS ture 224 can be a semiconductor-to-metal bonding structure 35 bulk, SiGe, SOI, etc.) such as a semiconductor wafer or one where a first bonding pad 208 of the CMOS IC 202 or more die on a wafer, as well as any other type o where a first bonding pad 208 of the CMOS IC 202 or more die on a wafer, as well as any other type of comprises a metal material such as Al, Cu, Ti, Ta, Au, Ni, Sn semiconductor and/or epitaxial layers formed thereon and/o comprises a metal material such as Al, Cu, Ti, Ta, Au, Ni, Sn semiconductor and/or epitaxial layers formed thereon and/or and a second bonding pad 218 of the MEMS IC 212 otherwise associated therewith. In some embodiments, and a second bonding pad 218 of the MEMS IC 212 comprises a semiconductor material such as Ge, Si, SiGe. In some other embodiments, the bonding structure 224 can be 40 a eutectic bonding structure and the first bonding pad 208 and the second bonding pad 218 each including at least one of Al, Cu, Ti, Ta, Au, Ni, Sn, or another metal. As an of Al, Cu, Ti, Ta, Au, Ni, Sn, or another metal. As an metal trenches. The via holes and/or metal trenches are then example, the first bonding pad 208 can comprise aluminum filled with a conductive material to form a plura and the second bonding pad 218 can comprise germanium. 45 layers. In some embodiments, the ILD layers may be depos-
In some embodiments, the first bonding pad 208 or the ited by a physical vapor deposition technique (e.g., second bonding pad 218 can be a conformal layer lining a
protrusion portion of the CMOS IC 202 or the MEMS IC using a deposition process and/or a plating process (e.g., 212. The first bonding pad 208 can be disposed on the upper electroplating, electro-less plating, etc.). In various embodisurface 232s of the interconnect structure 232 and comprise 50 ments, the plurality of metal layers the same metal with a substantially same thickness of copper, or aluminum copper, for example. In some embodi-
anti-stiction layer 210. In some embodiments, the upper ments, a top metal layer 226 of the plurality of metal anti-stiction layer 210. In some embodiments, the upper ments, a top metal layer 226 of the plurality of metal layers surface $232s$ of the interconnect structure 232 is a top has an upper surface aligned with an upper su surface of a top ILD layer 228 surrounding a top metal layer ILD layer 228 of the plurality of ILD layers.
226 as shown in FIG. 2. The first bonding pad 208 and the 55 As shown in cross-sectional view 400 of FIG. 4, a meta fixed electrode plate 206 can be respectively coupled to the layer 402 is formed over the CMOS IC 202. In some CMOS devices of the CMOS IC 202 through metal lines of embodiments, the metal layer is formed directly on the u CMOS devices of the CMOS IC 202 through metal lines of embodiments, the metal layer is formed directly on the upper
the top metal layer 226. In some embodiments, an additional surfaces of the top metal layer 226 and the to dielectric layer 230 is disposed over the top ILD layer 228 228. In some embodiments, the metal layer is formed by a and surrounds the first bonding pad 208. In some embodi- 60 chemical vapor deposition process, such as lo and surrounds the first bonding pad 208 . In some embodi- 60 ments, the bonding structure 224 can have a ring-like ments, the bonding structure 224 can have a ring-like chemical vapor deposition (LPCVD), plasma-enhanced configuration as viewed from top, and the first and second chemical vapor deposition (PECVD) or an atmospheric bonding pads 208, 218 can laterally surround the cavity 220. pressure chemical vapor deposition (APCVD) growth pro-
In some other embodiments, the first bonding pad 208, the cess. In some embodiments, the metal layer may c anti-stiction layer 210 and the fixed electrode plate 206 are $\overline{65}$ aluminum (Al), nickel (Ni) or copper (Cu).
disposed aligned within an uppermost metallization plane of As shown in cross-sectional view 500 of FIG. 5

EMS IC 212 is arranged within the cavity 220. capping substrate 214 may comprise bulk semiconductor In some embodiments, the MEMS IC 212 further com-
In some embodiments, the MEMS IC 212 further com-
substrates including o

vary depending on the manufacturing processes and condideflect in proportion to external stimuli, such as pressure, and valleys are often irregular, with the depths and widths of acceleration, etc.
the valleys varying over a length or area of the surface, a length or area of the surface. Aside from advantageously limiting stiction, metal anti-stiction laver is simple to incor-

ti-stiction layer 210 but has a smooth top surface.
In some embodiments, the MEMS package 200 further CMOS substrate 204, is provided. A plurality of CMOS prise any type of semiconductor body (e.g., silicon/CMOS bulk, SiGe, SOI, etc.) such as a semiconductor wafer or one interconnect structure 232 may be formed by forming one or more dielectric layers such as inter-layer dielectrics (ILD) over a front surface of the CMOS substrate 204. The ILD layers are subsequently etched to form via holes and/or filled with a conductive material to form a plurality of metal layers. In some embodiments, the ILD layers may be depos-

layer 402 is patterned to form an anti-stiction precursor 502,

As shown in cross-sectional view 600 of FIG. 6, an to the fixed portion.
amorphous silicon layer 602 is formed on exposed surfaces 5 As shown in cross-sectional view 1100 of FIG. 11, the
of the interconnect structure and t of the interconnect structure and the patterned metal layer. In MEMS IC 212 is bonded to the CMOS IC 202. A cavity 220 some embodiments, the amorphous silicon layer 602 is is enclosed between the moveable mass 216 and the some embodiments, the amorphous silicon layer 602 is is enclosed between the moveable mass 216 and the fixed formed by a chemical vapor deposition process, such as low electrode plate 206. In some embodiments, the MEMS IC formed by a chemical vapor deposition process, such as low electrode plate 206. In some embodiments, the MEMS IC pressure chemical vapor deposition (LPCVD), plasma-en-
212 and the CMOS IC 202 are bonded by semiconductorpressure chemical vapor deposition (LPCVD), plasma-en-
hanced chemical vapor deposition (PECVD) or an atmo- 10 to-metal bonding where the first bonding pad 208 comprises spheric pressure chemical vapor deposition (APCVD) growth process. For example, the amorphous silicon layer 602 can be formed by a PECVD process at a temperature lower than about 400 $^{\circ}$ C.

As shown in cross-sectional view 700 of FIG. 7, the 15 amorphous silicon layer 602 is patterned to leave a portion amorphous silicon layer 602 is patterned to leave a portion one of Al, Cu, Ti, Ta, Au, Ni, Sn, or another metal. The 702 on the anti-stiction precursor 502 and to remove remain-
materials to be bonded are pressed against e 702 on the anti-stiction precursor 502 and to remove remain-
intervals to be bonded are pressed against each other in an
ing portions such as a second portion of the amorphous annealing process to form a eutectic phase of

annealing process is performed to facilitate inter-diffusion to 450° C. After the MEMS IC 212 is bonded to the CMOS between the portion 702 of the amorphous silicon layer and IC 202, the MEMS package is formed when t between the portion 702 of the amorphous silicon layer and the anti-stiction precursor 502 such that the anti-stiction the anti-stiction precursor 502 such that the anti-stiction CMOS IC 202 and MEMS IC 212, which are often bonded
precursor 502 converts to an anti-stiction layer 210 with a at the wafer level, are diced into separate chips precursor 502 converts to an anti-stiction layer 210 with a at the wafer level, are diced into separate chips after bond-
rough top surface. Metal silicide micro-particles can be 25 ing. formed at an interface of the anti-stiction layer 210 and the FIG. 12 illustrates a flow diagram of some embodiments portion 702 of the amorphous silicon layer through a granu-
of a method for manufacturing a MEMS package portion 702 of the amorphous silicon layer through a granu-
lation process of the anti-stiction precursor 502 at applicable
rough metal anti-stiction layer. temperatures. The size, density, and the composition of the While disclosed method 1200 is illustrated and described micro-particles could be controlled by adjusting the anneal- 30 herein as a series of acts or events, it micro-particles could be controlled by adjusting the anneal- 30 ing temperature, time, and the film thickness. As an the illustrated ordering of such acts or events are not to be example, the anti-stiction layer 210 can be made of alumi-
interpreted in a limiting sense. For example, so example, the anti-stiction layer 210 can be made of alumi-
num and be annealed at a temperature of about 430° C. for occur in different orders and/or concurrently with other acts num and be annealed at a temperature of about 430° C. for occur in different orders and/or concurrently with other acts about 1 hour. A diameter of the formed micro-particles can or events apart from those illustrated and/ about 1 hour. A diameter of the formed micro-particles can or events apart from those illustrated and/or described
be in a range of about several tens of nanometers.
35 herein. In addition, not all illustrated acts may be

etching process is performed to remove the portion 702 of description herein. Further, one or more of the acts depicted the amorphous silicon layer and to leave a rough top surface herein may be carried out in one or more of the anti-stiction layer 210 exposed. In some embodi-
ments, the portion 702 of the amorphous silicon layer is 40 At 1202, a CMOS IC is provided. CMOS devices are ments, the portion 702 of the amorphous silicon layer is 40 At 1202, a CMOS IC is provided. CMOS devices are removed by a selective etching process such as a Reactive formed within a CMOS substrate and an interconnect stru removed by a selective etching process such as a Reactive Ion Etching (RIE) process, for example.

MEMS IC 212 is provided. In some embodiments, a MEMS FIG. 3 illustrates a cross-sectional view corresponding to device layer 1002 is etched back from a front side to form 45 some embodiments corresponding to act 1202. device layer is formed over the CMOS in Front side to the CMOS some state to act 1204, a metal layer is formed over the CMOS IC. In IC. A second bonding pad 218 is formed on the protrusion some embodiments, the metal layer IC. A second bonding pad 218 is formed on the protrusion 1004. In some embodiments, the second bonding pad 218 is 1004. In some embodiments, the second bonding pad 218 is upper surface of the interconnect structure. FIG. 4 illustrates formed conformally covering sidewalls of the protrusion a cross-sectional view corresponding to some formed conformally covering sidewalls of the protrusion a cross-sectional view corresponding to some embodiments 1004. In some embodiments, a capping substrate 214 is $\frac{1004}{100}$ at 1204. bonded to the MEMS device layer 1002 at a back side that At 1206, the metal layer is patterned to form an anti-
is opposite to the protrusion 1004. The capping substrate 214 stiction precursor, a fixed electrode plate, and is opposite to the protrusion 1004 . The capping substrate 214 can be prepared from a bulk semiconductor wafer 302 pad. FIG. 5 illustrates a cross-sectional view corresponding including, for example, a monocrystalline wafer, or another to some embodiments corresponding to act 1206.
substrate made of germanium, silicon carbide, a group III 55 At 1208, an amorphous silicon layer is formed over the element, and/or a group V element, for example. In some patterned metal layer. In some embodiments, the amorphous embodiments, a recess 222 can be etched to a proper depth silicon layer can be formed by a PECVD process. FI embodiments, a recess 222 can be etched to a proper depth silicon layer can be formed by a PECVD process. FIG. 6 at a location corresponding to moveable or flexible portion illustrates a cross-sectional view corresponding at a location corresponding to moveable or flexible portion illustrates a cross-sectional view corresponding to some
of the MEMS device layer. Notably, among other consider-
mbodiments corresponding to act 1208. the MeMs device layer is patterned to leave recess 222 are formed with a consideration of providing a portion on the anti-stiction layer and to remove remaining a proton on the anti-stiction layer and to remove remaining recess 222 are formed with a consideration of providing a portion on the anti-stiction layer and to remove remaining sufficient space for motion and/or suitable stiction force portions of the anti-stiction layer. FIG. 7 il between a moveable or flexible part of the MEMS device to sectional view corresponding to some embodiments corre-
be formed and a neighboring component. The MEMS device sponding to act 1210. be formed and a neighboring component. The MEMS device layer 1002 is patterned to form MEMS devices including a 65 moveable mass 216. The MEMS devices include, for example, micro-actuators or micro-sensors such as a micro-

a fixed electrode plate 206 and a first bonding pad 208. An valve, a micro-switch, a microphone, a pressure sensor, an additional dielectric layer 230 can be formed to surround the accelerator, a gyroscope or any other dev accelerator, a gyroscope or any other device having a first bonding pad 208.
As shown in cross-sectional view 600 of FIG. 6, an to the fixed portion.

hanced chemical values of the microsition (α - 10 to - metal materials such as Al, Cu, Ti, Ta, Au, Ni, Sn and the second bonding pad 218 comprises semiconductor materials such as Ge, Si, SiGe. In some other embodiments, the MEMS IC 212 and the CMOS IC 202 are bonded by eutectic bonding between two metal materials each including at least incomethic such as shown in cross-sectional view **800** of FIG. **8.** an 20 formed at an annealing temperature in a range from 400 $^{\circ}$ C. As shown in cross-sectional view **800** of FIG. **8.** an 20 formed at an annealing tem

in a range of about several tens of nanometers.
As shown in cross-sectional view 900 of FIG. 9, an implement one or more aspects or embodiments of the As shown in cross-sectional view 900 of FIG. 9, an implement one or more aspects or embodiments of the etching process is performed to remove the portion 702 of description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or

Ion Etching (RIE) process, for example.

As shown in cross-sectional view 1000 of FIG. 10, a plurality of ILD layers is formed over the CMOS substrate.

portions of the anti-stiction layer. FIG. 7 illustrates a cross-

At 1212, an annealing process is performed. The annealing process facilitates inter-diffusion between the amorphous silicon and the anti-stiction layer to form silicide

embodiments, the amorphous silicon layer is removed by a 5 RIE process. After removing the amorphous silicon layer RIE process. After removing the amorphous silicon layer over the CMOS substrate to form an anti-stiction layer and together with the silicide micro-particles, a rough top surface a fixed electrode plate. The method further together with the silicide micro-particles, a rough top surface a fixed electrode plate. The method further comprises form-
of the anti-stiction layer is exposed. FIG. 9 illustrates a ing a rough upper surface for the anti cross-sectional view corresponding to some embodiments providing a MEMS IC comprising a moveable mass corresponding to act 1214.

process by forming a protrusion and a second bonding pad for the MEMS IC. MEMS structures are formed including The foregoing outlines features of several embodiments forming a moveable mass. In some embodiments, a capping 15 so that those skilled in the art may better understand forming a moveable mass. In some embodiments, a capping 15 substrate is bonded to a back side of the MEMS device layer. substrate is bonded to a back side of the MEMS device layer. aspects of the present disclosure. Those skilled in the art FIG. 10 illustrates a cross-sectional view corresponding to should appreciate that they may readily u

cavity can be enclosed between the moveable mass of the 20 MEMS IC and the fixed electrode plate on the CMOS IC. MEMS IC and the fixed electrode plate on the CMOS IC. introduced herein. Those skilled in the art should also realize FIG. 11 illustrates a cross-sectional view corresponding to that such equivalent constructions do not de

disclosure relates to a MEMS package with a rough metal 25 without departing from the spirit and scope of the present anti-stiction layer to improve stiction characteristics, and disclosure. associated methods of forming such a MEMS package. The What is claimed is:
MEMS package comprises a MEMS IC bonded to a CMOS 1. A microelectromechanical systems (MEMS) package IC and an anti-stiction layer is disposed on the CMOS IC comprising:
under a moveable mass of the MEMS IC. In some embodi- 30 a CMOS IC comprising a CMOS substrate and an interunder a moveable mass of the MEMS IC. In some embodi- 30 a CMOS IC comprising a CMOS substrate and an inter-
ments, the anti-stiction layer is formed by forming an connect structure disposed over the CMOS substrate, amorphous silicon layer on a metal precursor followed by wherein the interconnect structure includes a plurality performing an annealing process. The annealing process of metal layers disposed within a plurality of dielect facilitates inter-diffusion and formation of silicide micro-
particles at an interface between the metal precursor and the 35 a MEMS IC bonded to an upper surface of the interconparticles at an interface between the metal precursor and the 35 a MEMS IC bonded to an upper surface of the intercon-
amorphous silicon layer. Then the amorphous silicon is ect structure and, in cooperation with the CMOS removed, together with the formed silicide micro-particles, enclosing a cavity between the MEMS IC and the leaving a rough surface for the metal precursor. CMOS IC, wherein the MEMS IC comprises a moveamorphous silicon layer. Then the amorphous silicon is

In some embodiments, the present disclosure relates to a able mass arranged in the cavity; and
EMS package. The MEMS package comprises a CMOS 40 an anti-stiction layer disposed on the upper surface of the MEMS package. The MEMS package comprises a CMOS 40 an anti-stiction layer disposed on the upper surface of the IC comprising a CMOS substrate and an interconnect struc-
Interconnect structure under the moveable mass, IC ture disposed over the CMOS substrate. The interconnect wherein the anti-stiction layer is made of metal and has structure includes a plurality of metal layers disposed within a rough top surface. structure includes a plurality of dielectric layers. The MEMS package further **2**. The MEMS package of claim 1, further comprising: comprises a MEMS IC bonded to an upper surface of the 45 a fixed electrode plate disposed comprises a MEMS IC bonded to an upper surface of the 45 a fixed electrode plate disposed on the upper surface of the interconnect structure and, in cooperation with the CMOS interconnect structure under the moveable mass interconnect structure and, in cooperation with the CMOS interconnect structure under the moveable mass and IC, enclosing a cavity between the MEMS IC and the CMOS made of the same metal as the anti-stiction layer, IC. The MEMS IC comprises a moveable mass arranged in wherein a measurement circuit is configured to detect a the cavity. The MEMS package further comprises an anti-
distance change between the moveable mass and the the cavity. The MEMS package further comprises an anti-
stiction layer disposed on the upper surface of the intercon- 50 fixed electrode plate. nect structure under the moveable mass. The anti-stiction 3. The MEMS package of claim 2, wherein the anti-
layer is made of metal and has a rough top surface.
istiction layer has a ring shape surrounding the fixed elec-

In other embodiments, the present disclosure relates to a trode plate.

MEMS package of claim 2, wherein the fixed

IC comprising CMOS devices disposed within a CMOS 55 electrode plate has a smooth top surface, wherein the IC comprising CMOS devices disposed within a CMOS 55 substrate and a MEMS device layer bonded to the CMOS IC substrate and a MEMS device layer bonded to the CMOS IC top surface has a surface height that is substantially same
and comprising a fixed portion and a moveable mass con-
with a mean surface height of the rough top surfac and comprising a fixed portion and a moveable mass con-
intervals a mean surface height of the rough top surface of the
nected to the fixed portion. The MEMS package further anti-stiction layer. comprises a capping substrate bonded to a back side of the 5. The MEMS package of claim 4, wherein an uppermost
MEMS device layer opposite to the CMOS IC so as to 60 region of the rough top surface is spaced apart from a l enclose a cavity between the capping substrate and the surface of the moveable mass by a first vertical distance, and CMOS substrate. The moveable mass is arranged in the an uppermost region of the smooth top surface is sp cavity. The MEMS package further comprises an anti-
spart from the lower surface of the moveable mass by a
stiction layer disposed over the CMOS substrate and under
second vertical distance, the second vertical distance be stiction layer disposed over the CMOS substrate and under second vertical distance, the second vertical distance being the moveable mass. The anti-stiction layer has a rough upper 65 greater than the first vertical distanc surface with a root mean square (RMS) surface roughness in 6. The MEMS package of claim 1, wherein the anti-
a range of from about 40 nm to about 60 nm. stiction layer comprises aluminum (Al).

micro-particles at an interface. FIG. 8 illustrates a cross-
section is present disclosure relates to
sectional view corresponding to some embodiments corre-
a method for manufacturing a microelectromechanical syssponding to act 1212.
At 1214, the amorphous silicon layer is removed. In some CMOS IC including CMOS devices arranged within a CMOS IC including CMOS devices arranged within a CMOS substrate and forming and patterning a metal layer ing a rough upper surface for the anti-stiction layer and responding to act 1214.
At 1216, a MEMS IC is provided. In some embodiments, further comprises bonding the CMOS IC to the MEMS IC At 1216, a MEMS IC is provided. In some embodiments, further comprises bonding the CMOS IC to the MEMS IC a MEMS ich a MEMS IC is prepared for following bonding to enclose a cavity between the moveable mass and the fixed to enclose a cavity between the moveable mass and the fixed electrode plate and the anti-stiction layer.

FIG. 10 illustrates a cross-sectional view corresponding to should appreciate that they may readily use the present some embodiments corresponding to act 1216. me embodiments corresponding to act 1216. disclosure as a basis for designing or modifying other At 1218, the MEMS IC is bonded to the CMOS IC. A processes and structures for carrying out the same purposes processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments FIG. 11 illustrates a cross-sectional view corresponding to that such equivalent constructions do not depart from the some embodiments corresponding to act 1218. Thus, as can be appreciated from above, the present make various changes, substitutions, and alterations herein disclosure relates to a MEMS package with a rough metal 25 without departing from the spirit and scope of the

-
- CMOS IC, wherein the MEMS IC comprises a moveable mass arranged in the cavity; and
-
-
-

layer is made of metal and has a rough top surface. Stiction layer has a ring shape surrounding the fixed elec-
In other embodiments, the present disclosure relates to a trode plate.

stiction layer comprises aluminum (Al).

30

7. The MEMS package of claim 1, further comprising a

entity of the anti-stiction layer is disposed on an upper

eutectic bonding structure that includes a first bonding pad

on the CMOS IC and a second bonding pad on the IC, wherein the anti-stiction layer and the first bonding pad have substantially the same thickness as one another.

surface of the anti-stiction layer has a root mean square wherein the first bonding pad is disposed on the upper structure. (RMS) surface roughness in a range of from about 40 nm to about 60 nm.

9. The MEMS package of claim 1, wherein the MEMS IC 10 further comprises:

a capping substrate comprising a recess which is disposed
directly above the merceptic mass provincts a healty stitution layer comprises aluminum (Al) or copper (Cu). directly above the moveable mass proximate a back succion layer comprises aluminum (Al) or copper (Cu).
16. A microelectromechanical systems (MEMS) package side of the MEMS opposite to the CMOS IC, wherein 16. A microelectromechanical systems (MEMS) package
the recess constitutes a portion of the cavity. 15 comprising:
a CMOS IC comprising CMOS devices disposed within a
in a

10. The MEMS package of claim 9, wherein the CMOS and CMOS IC comprising CMOS devices disposed within a substrate and the capping substrate comprise monocrystal-
CMOS substrate and an interconnect structure disposed

20

-
- comprising a fixed portion and a moveable mass connected to the fixed portion; 25
- device layer opposite to the CMOS IC so as to enclose a cavity between the capping substrate and the CMOS substrate, wherein the moveable mass is arranged in the rough top surface while the bonding pad and the cavity; and the fixed surfaces.
- an anti-stiction layer disposed over the CMOS substrate and under the moveable mass:
- wherein the anti-stiction layer has a rough upper surface with a root mean square (RMS) surface roughness in a

a fixed electrode plate disposed over the CMOS substrate surface here have the rough to surface here. between portions of the anti-stiction layer, wherein the layer.
 19. The MEMS package of claim 16, wherein the metal anti-stiction layer and the fixed electrode plate comprise the 19. The MEMS package of claim 16 and the metal and have hattam authors that are 40 diver comprises aluminum (Al).

ture comprising a plurality of metal layers disposed within a plurality of dielectric layers;

-
- CMOS IC and a second bonding pad on the MEMS device layer;
- 8. The MEMS package of claim 1, wherein the rough top device layer;
 $\frac{d\rho}{dr}$ wherein the first bonding pad is disposed on the upper
	- wherein the anti-stiction layer and the first bonding pad
comprise the same metal material and have substan-

fully the same thickness.
15. The MEMS package of claim 11 , wherein the anti-

-
- over the CMOS substrate, wherein the interconnect
line silicon.

11. A microelectromechanical systems (MEMS) package
 $\frac{1}{20}$ comprising: within a plurality of dielectric layers;
	- a CMOS IC comprising CMOS devices disposed within a a MEMS device overlying the CMOS IC and comprising CMOS substrate:
	- a metal layer disposed on an upper surface of a top a MEMS device layer bonded to the CMOS IC and

	dielectric layer disposed on an upper surface of a top

	dielectric layer of the interconnect structure, and having discrete portions comprising a bonding pad of the CMOS IC, a fixed electrode plate of the MEMS device, a capping substrate bonded to a back side of the MEMS CMOS IC, a fixed electrode plate of the MEMS device,
and an anti-stiction layer under the moveable mass of the MEMS device, wherein the anti-stiction layer has a rough top surface while the bonding pad and the fixed

17. The MEMS package of claim 16, wherein the antistiction layer has a ring shape surrounding the fixed electrode plate.

18. The MEMS package of claim 16, wherein the smooth 35 top surfaces of the bonding pad and the fixed electrode plate range of from about 40 nm to about 60 nm.
By the surface height that is substantially same with a mean
The MEMS package of claim 11, further comprising have a surface height that is substantially same with a mean 12. The MEMS package of claim 11, further comprising have a surface height that is substantially same with a mean
fixed electrode plate disposed over the CMOS substrate surface height of the rough top surface of the anti-s

same metal material and have bottom surfaces that are $\frac{40}{20}$. The MEMS package of claim 16, wherein the rough substantially aligned to one another.

13. The MEMS package of claim 11, the MEMS package of claim 11, 13. The MEMS package of claim 11,
wherein the CMOS IC comprises an interconnect struc-
wherein the CMOS IC comprises an interconnect struc-
 (MSS) surface roughness in a range of from about 40 nm to (RMS) surface roughness in a range of from about 40 nm to about 60 nm.