

(54) INCREMENTAL ANALOG TO DIGITAL $$8,624,767 \text{ }B2^*$$
CONVERTER WITH EFFICIENT RESIDUE **CONVERSION**

- OTHER PUBLICATIONS (71) Applicant: **SILICON LABORATORIES INC.**,
Austin, TX (US) Temes, Gabor C. et al. "Incremental Data Conve
- (72) Inventors: **Axel Thomsen**, Austin, TX (US);
Xiaodong Wang, Austin, TX (US)
- (73) Assignee: **SILICON LABORATORIES INC.**, Austin, TX (US)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 15/499,540
- (22) Filed: **Apr. 27, 2017**
- (51) Int. Cl.
 $H03M 1/12$ (2006.01)
 $H03M 3/00$ (2006.01)
- (52) U.S. Cl.

CPC H03M 3/462 (2013.01); H03M 3/422 (2013.01) ; $H03M3/466$ (2013.01)
- (58) Field of Classification Search CPC H03M 3/462; H03M 3/422; H03M 3/466 USPC 341 / 143 , 155 See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

(12) **United States Patent** (10) Patent No.: U
Thomsen et al. (45) Date of Patent: (45) Date of Patent: US 9,866,238 B1 Jan. 9, 2018

1/2014 Schmid H03M 3/338 341/143

Temes, Gabor C. et al. "Incremental Data Converters" Proceedings of the 19th International Symposium on Mathematical Theory of Networks and Systems. MTNS Jul. 5-9, 2010. Budapest, Hungary.

pp. 715-721.
Baker, Bonnie "How Delta-Sigma ADCs Work, Part 1" Analog
Applications Journal, 3Q, 2011 High-Performance Analog Products. Texas Instruments Incorporated. pp. 13-16.

(Continued)

Primary Examiner — Brian Young

(74) Attorney, Agent, or $Firm$ - Gary Stanford; Huffman Law Group, PC

(57) ABSTRACT

An incremental analog to digital converter for digitizing an analog voltage including an Mth order delta sigma modulator, an Mth order digital decimation filter, a controller, and a digital combiner. The controller operates the modulator to convert the analog voltage into multiple digital samples, and operates the digital decimation filter to convert the digital samples into a preliminary digital output value. The controller further operates the delta sigma modulator during a residue phase for M clock cycles in which the modulator provides a digital residue value . The digital combiner com residue value to provide an initial digital output value. For an Mth order system, only M additional cycles are needed to extract the residual value to increase the resolution of the digital output by an amount based on the resolution of a modulator quantizer.

341/155 20 Claims, 4 Drawing Sheets

(56) References Cited

OTHER PUBLICATIONS

Baker, Bonnie "How Delta-Sigma ADCs Work, Part 2" Analog Applications Journal, 4Q, 2011 High-Performance Analog Products. Texas Instruments Incorporated. pp. 5-7.

Uncts Texas Instruments Interpretation pp. 5 - 7.
Chen, Chia-Hung et al. "A Micro-Power Two-Step Incremental
Analog-to-Digital Converter" IEEE Journal of Solid-State Circuits, vol. 50, No. 8, Aug. 2015. pp. 1796-1808.
Clifford, Michael "Fundamental Principles Behind the Sigma-Delta

ADS Topology: Part 1" Technical Article for Analog Devices, Inc.
pp. 1-4 May 19, 2016.

* cited by examiner

FIG. 3 (RESET PHASE)

FIG. 4 (DELTA SIGMA PHASE & FIRST CYCLE OF RESIDUE PHASE)

FIG. 5 (LAST CYCLE OF RESIDUE PHASE)

FIG. 6
(OUTPUT PHASE)

FIG. 7

CNUM	VINT _{1/k1}	VINT ₂	$D(-1)$
0 (RST)	0	0	D_0
	VIN[1]-D0	0	D_1
$\overline{2}$	VIN[1]+VIN[2] - (D0+D1)	$VINT2[1]+k2*VINT1[1] = k2*VINT1[1]$	D_2
3	$VIN[1]+VIN[2]+VIN[3] -$ $(D0+D1+D2)$	VINT2[2] + k2* VINT1[2] = k2*VINT1[1]+k2*VINT1[2]	D_3
\cdots	\cdots	\cdots	\sim 10 \pm
$N+1$	$n+1$ $(VIN[i]-D_{i\text{-}1})$ $i=1$	n $k1*k2*$ $(VIN[i]-D_{i\text{-}1})$ $i=1$ \equiv 1	D_RES
800 804 802 806			808

 $FIG. 8$

digital converters, and more particularly to an incremental 10 preliminary digital output value in which N is a total number
analog to digital converter (IADC) with efficient residue of clock cycles of the reset stage and analog to digital converter (IADC) with efficient residue of clock cycles of the reset stage and the delta sigma phase.
The delta sigma modulator may include analog adders,

An incremental analog to digital converter (IADC) is thase, and controls electronic switches to couple the analog
useful in multiple channel sensor applications for converting voltage and the outputs of the analog integrat cations include image sensors, weight scale, digital voltme - clock cycle of the residue phase, and to decouple the analog
ter, wearable devices for acquiring temperature, magnetic. 20 voltage and the outputs of the analog ter, wearable devices for acquiring temperature, magnetic, 20 voltage and the outputs of the analog integrators from the pressure, and bio-potential information, etc. Sensor appli-
analog adder during a last clock cycle of cations often involve narrow-band signals with frequencies
from DC (direct current) up to several hundred Hertz (Hz) the second analog adder with an analog amplifier during the
in the presence of DC offset voltage and flic in the presence of DC offset voltage and flicker noise. In last clock cycle of the residue phase. The controller may addition, in certain applications the IADC may be multi- 25 further controls the electronic switches to

or the like and may be employed within a battery powered output of the delta sigma modulator to an input of the digital
system. Thus, the IADC should be highly efficient in terms 30 combiner during an output phase immediat system. Thus, the IADC should be highly efficient in terms 30 combiner during of power consumption and circuit area and should also have residue phase. of power consumption and circuit area and should also have residue phase.

a relatively high resolution to achieve high accuracy for The digital decimation filter may include a first digital

sensor applications. including sensor applications, including sensor applications with nar-

row-band signals that may include DC offset voltage and first digital integrator has an input that is coupled to the row - band signals that may include DC offset voltage and flicker noise.

an analog voltage according to one embodiment includes a 40 an output providing the preliminary digital output value. The delta sigma modulator, a digital decimation filter, a control-
decimator decimates an output of the delta sigma modulator, a digital decimation filter, a control-
ler, and a digital combiner. The delta sigma modulator grator by N+M to provide the preliminary digital output ler, and a digital combiner. The delta sigma modulator grator by N+M to provide the preliminary digital output receives the analog voltage and includes M analog integra-
value, in which N is a total number of clock cycles receives the analog voltage and includes M analog integra-
tors in which N is a total tors in which M is a total
tors in which M is a total
tors in which M is a total tors in which M is at least one. The digital decimation filter reset stage and the delta sigma phase, and M is a total includes M digital integrators and has an input selectively 45 number of clock cycles of the residue ph includes M digital integrators and has an input selectively 45 number of clock cycles of the residue phase. A digital coupled to an output of the delta sigma modulator. For each multiplier may be included that multiplies t of at least one conversion cycle, the controller resets the delta sigma modulator and the digital decimation filter during a reset stage, operates the delta sigma modulator and a power of 2.

the digital decimation filter for multiple clock cycles during 50 A method of digitizing an analog voltage according to one

a delta sigma phase i a delta sigma phase in which the delta sigma modulator embodiment includes resetting integrators of an Mth order
converts the analog voltage into multiple digital samples, delta sigma modulator and an Mth order digital dec converts the analog voltage into multiple digital samples, delta sigma modulator and an Mth order digital decimation and in which the digital decimation filter converts the digital filter during a reset phase, in which M i samples into a preliminary digital output value. The con-
troller further operates the delta sigma modulator during a 55 cycles during a delta sigma phase for converting the analog residue phase for M clock cycles in which delta sigma voltage into digital samples, operating the digital decimation modulator provides a digital residue value. The digital filter during the delta sigma phase to convert th combiner combines the preliminary digital output value with samples into a preliminary digital output value, operating the digital residue value to provide an initial digital output the delta sigma modulator during a residue phase for an value.

a digital adder. The digital multiplier multiplies the prelimi-
nary digital output value by a gain value to provide a
to provide an initial digital output value. multiplied value, and the digital adder adds the digital The method may include multiplying the preliminary residue value to the multiplied value to provide a multiplied value to provide a multiplied digital output value. The digital multiplier may be imple-
mented as a shift register configuration or the like. A digital value to provide the initial digital output value. The method

INCREMENTAL ANALOG TO DIGITAL multiplier may be provided that multiplies the initial digital

CONVERTER WITH EFFICIENT RESIDUE output value by a gain value based on N and M to provide **WITH EFFICIENT RESIDUE** output value by a gain value based on N and M to provide

cONVERSION a final digital output value having a full-scale value that is a final digital output value having a full-scale value that is an exact power of 2, in which N is a total number of clock cycles of the reset stage and the delta sigma phase.

BACKGROUND OF THE INVENTION 5 cycles of the reset stage and the delta sigma phase.
The digital decimation filter may include at least one Field of the Invention digital integrator that digitally integrates the digital samples to develop an accumulated value, and a digital decimator that decimates the accumulated value by $N+M$ to provide the The present invention relates in general to analog to that decimates the accumulated value by N+M to provide the virial converters, and more particularly to an incremental 10 preliminary digital output value in which N

conversion. The delta sigma modulator may include analog adders,
analog integrators, a quantizer and a feedback quantizer to Description of the Related Art convert the analog voltage to the digital samples. The 15 controller resets the analog integrators during the reset phase, and controls electronic switches to couple the analog plexed among many channels, even up to hundreds of of the delta sigma modulator to the input of the digital
channels for sensing hundreds of corresponding signals. decimation filter during the delta sigma phase and during The IADC may be integrated in a system-on-chip (SoC) first clock cycle of the residue phase, and to couple the the like and may be employed within a battery nowered output of the delta sigma modulator to an input of the di

35 output of the delta sigma modulator during the sigma delta phase and for a first clock cycle of the residue phase, and the SUMMARY OF THE INVENTION second digital integrator has an input coupled to an output of the first digital integrator . The decimator has an input An incremental analog to digital converter for digitizing coupled to an output of the second digital integrator and has an analog voltage according to one embodiment includes a 40 an output providing the preliminary digita multiplier may be included that multiplies the initial digital output value by a gain value based on N and M to provide a final digital output value having a full-scale value based on

lue.
The digital combiner may include a digital multiplier and
The digitally combining the preliminary digital output The digital combiner may include a digital multiplier and value, and digitally combining the preliminary digital output a digital adder. The digital multiplier multiplies the prelimi-
value with the digital residue value d

value to provide the initial digital output value. The method

cycles and multiplying the initial digital output value by a the operation of the $\Delta\Sigma$ modulator of FIG. 1 during a gain value based on N and M to provide a final digital output conversion cycle according to one embodim value having a full-scale value that is an exact power of 2. ent invention.
The method may include digitally integrating N digital ⁵
samples to provide an accumulated value, and decimating DETAILED DESCRIPTION samples to provide an accumulated value, and decimating the accumulated value by $N+M$ to provide the preliminary the accumulated value. The method may include digitally The inventors have recognized the need for an energy and
integrating the N digital complex to provide first accumulated and area efficient analog to digital converter integrating the N digital samples to provide first accumu-
lated values and digitally integrating the first accumulated 10 applications including battery-powered multi-channel sen-

value, integrating the first integrated value to provide a therefore maintains ADC conversion speed without increas-
second integrated value, adding together the analog voltage, ing energy per conversion by more than a min the first integrated value, and the second integrated value to $_{20}$ FIG. 1 is a simplified block diagram of an incremental provide a sum value, quantizing the sum value to provide a analog to digital converter (IADC) 10 provide a sum value, quantizing the sum value to provide a analog to digital converter (IADC) 100 implemented accord-
corresponding digital sample, and converting each corre- ing to one embodiment of the present invention. corresponding digital sample, and converting each corre-
sponding digital sample into the feedback voltage. For a last illustrated embodiment, the IADC 100 includes a deltaclock cycle of the residue phase, operating the delta sigma sigma $(\Delta \Sigma)$ modulator 102, an electronic switch 104, a modulator may include integrating the difference value to 25 digital decimation filter (DDF) 106, a digi modulator may include integrating the difference value to 25 digital decimation filter (DDF) 106, a digital combiner 108, provide the first integrated value, integrating the first inte-
or an output circuit 110, and a con grated value to provide the second integrated value, ampli-
first analog adder 114, a first integrator 116, a second
fiving the second integrated value to provide an amplified first analog adder 114, a first integrator 11 fying the second integrated value to provide an amplified first analog adder 114, a first integrator 116, a second
value and quantizing the amplified value to provide the integrator 118, a second analog adder 120, a quanti value, and quantizing the amplified value to provide the integrator 118, a second analog adder 120, a quantizer 122, a distribution was included which are integrator to a delay block 124 (DEL, having Z-transform transfer f digital residue value. The method may include shifting the $\frac{30}{120}$ a delay block 124 (DEL, having Z-transform transfer func-
preliminary digital output value to provide a multiplied $\frac{Z^{-1}}{120}$, a digital-to-analo

and is not limited by the accompanying figures, in which like achieved with one or more add and shift operations as references indicate similar elements. Elements in the figures understood by those of ordinary skill in the

analog to digital converter (IADC) implemented according number "M" corresponding to the number of integrators
to one embodiment of the present invention; coupled in series within each of the $\Delta\Sigma$ modulator 102 and

IADC of FIG. 1 according to one embodiment of the present $\frac{50}{102}$ integrators. In the illustrated embodiment, the $\Delta\Sigma$ modulator invention, for a first conversion, cycle, followed by the $\frac{102}{102}$ has two analo invention for a first conversion cycle followed by the 102 has two analog integrators and the DDF 106 has two
hoginal integrators, and thus is a second order system (e.g.,

IADC of FIG. 1 during the delta sigma phase and the first and may be greater than 3 depending upon the specifications.

FIG. 7 is a figurative diagram of the operation of the the integrator 116. The integrator 116 has an output provid-
IADC of FIG. 1 at the end of each conversion cycle ϵ_5 ing a first integrated voltage (VINT1) on a nod IADC of FIG. 1 at the end of each conversion cycle 65 ing a first integrated voltage (VINT1) on a node 103, which according to one embodiment of the present invention for is coupled to an input of the integrator 118. Th

may include operating the delta sigma modulator for N clock FIG. 8 is a tabular diagram of a time-domain analysis for cycles and multiplying the initial digital output value by a the operation of the $\Delta\Sigma$ modulator of F

lated values and digitally integrating the first accumulated $\frac{10}{2}$ applications including battery-powered multi-channel senvalues to provide a second accumulated value. values to provide a second accumulated value.

Operating the delta sigma modulator for clock cycles

during the delta sigma phase and for a first clock cycle of the

during the delta sigma phase and for a first clock cycle

illustrated embodiment, the IADC 100 includes a delta-
sigma $(\Delta \Sigma)$ modulator 102, an electronic switch 104, a preliminary digital output value to provide a multiplied
value, adding the digital residue value to provide a multiplied
value to provide the initial digital output value to the multiplied
value to provide the initial dig **OUTPUT CONCORT BRIEF DESCRIPTION OF THE DRAWINGS** and an output register 142. The first digital multiplier 136 and an output register 142. The first digital multiplier 136 The present invention is illustrated by way of example
and is a The second digital multiplication may be
and is not limited by the accompanying figures, in which like
achieved with one or more add and shift operations as

are illustrated for simplicity and clarity and have not nec-
essarily been drawn to scale.
45 configuration of the $\Delta\Sigma$ modulator 102 or the DDF 106. The
FIG. 1 is a simplified block diagram of an incremental order of t coupled in series within each of the $\Delta\Sigma$ modulator 102 and the DDF 106, in which each have the same number of FIG. 2 is a timing diagram illustrating operation of the the DDF 106, in which each have the same number of DC of FIG 1 according to one embodiment of the present 50 integrators. In the illustrated embodiment, the $\Delta\S$ beginning of a second conversion cycle;
 $\overline{H}G$ a second order system (e.g.,
 $\overline{H}G$ a single-order system (e.g., FIG. 3 is a block diagram of the configuration of the $M=2$), but may alternatively be a single-order system (e.g., $M=1$ for single integrator) or a third order modulator (e.g., IADC of FIG. 1 during the reset phase;
 $\frac{M=1 \text{ for single integerator}}{M=3 \text{ for three integers}}$ or a third order modulator (e.g., FIG. 4 is a block diagram of the configuration of the $55 M = 3$ for three integrators) or more. Thus, M is at least one of the $55 M = 3$ for the state of the state of the 5 metallic state and the first and may be greater th

cycle of the residue phase;

FIG. 5 is a block diagram of the configuration of the $\Delta\Sigma$

modulator 102 of FIG. 1 during the last FS cycle of the $\Delta\Sigma$

modulator 102 of FIG. 1 during the last FS cycle of the $\Delta\Sigma$

ee portion of the IADC of FIG. 1 during the output phase;
FIG. 7 is a figurative diagram of the operation of the the integrator 116. The integrator 116 has an output providdeveloping the final digital output value; and 118 has an output providing a second integrated voltage

output of the adder 120 is provided through another elec-
tronic switch SW2 to a node 136 developing a sum voltage version of RSD, or \overline{RSD} , which may be developed at the tronic switch SW2 to a node 136 developing a sum voltage version of RSD, or RSD, which may be developed at the
(VSUM) which is provided to an input of the quantizer 122, 5 output of an inverter 144 receiving RSD at its in (VSUM), which is provided to an input of the quantizer 122. $\frac{5}{5}$ output of an inverter 144 receiving RSD at its input. SW5 (The quantizer 122 provides a digital output sample D on an and SW6 are each open when RSD is The quantizer 122 provides a digital output sample D on an and SW6 are each open when RSD is low and SW5 and SW6 output node 100 through the delay block 124 A feedback are each closed when RSD is high. In this manner, VIN output node 109 through the delay block 124. A feedback are each closed when RSD is high. In this manner, VIN is not have node 109 and an input of the provided through feed forward path 113 to an input of the path 111 is coupled between node 109 and an input of the provided through feed forward path 113 to an input of the DAC 126, in which the DAC 126 converts a received digital and the RSD is high closing switch SW5, but the

are configured for suitable loop gain and for adjusting the 15 feed forward path 115 is removed from the circuit so that the positive and negative voltage swing of VSUM for the full corresponding input of the adder 120 is $k2*Z^{-1}/(1-Z^{-1})$, in which "Z" denotes the Z-transform 20 S2. In one embodiment, the switches SW7 and SW8 are each denoting the complex frequency domain. The quantizer 122 opened when its corresponding control signal is lo may be configured to convert voltage into any number of closed when its control signal is high. Generally, S1 is bits. In one embodiment, the quantizer 122 is a 3-bit asserted high to close SW7 to couple the output of the quantizer for providing 2^3 =8 different digital output values. modulator 102 to the input of the DDF 106, and S2 is
The number of bits of the quantizer 122 may be different for 25 asserted high to close SW8 to couple th The number of bits of the quantizer 122 may be different for 25 asserted high to close SW8 to couple the output of the adjusting the resolution (and accuracy) of the conversion. modulator 102 to the input of the digit

Node 105 is also provided through another electronic The output of the first digital integrator 130 is provided to switch SW3 to an input of the amplifier 128, having its an input of the second digital integrator 132, havi switch SW3 to an input of the amplifier 128, having its an input of the second digital integrator 132, having its output provided through another electronic switch SW4 to output provided to an input of the digital decimato the node 136. The amplifier 128 has a suitable analog gain 30 value "A". A first feed forward path 113 is coupled between the digital combiner 108 (e.g., to an input of the digital the input node 101 and a second input of the adder 120 multiplier 136). In one embodiment, the the input node 101 and a second input of the adder 120 multiplier 136). In one embodiment, the transfer function of through an electronic switch SW5, and a second feed each of the digital integrators is $Z^{-1}/(1-Z^{-1})$. The through an electronic switch SW5, and a second feed each of the digital integrators is $Z^{-1}/(1-Z^{-1})$. The first and forward path 115 is coupled between node 103 at the output second digital integrators 130 and 132 may each of the integrator 116 and a third input of the adder 120 35 ured as a digital accumulator, which may include a register through yet another electronic switch SW6. The switch SW5 (not shown) and a two-input digital adder (n inserts the feed forward path 113 when closed and removes this particular configuration of the digital integrators, for the feed forward path 113 when open. Likewise, the switch example, the input of each digital integrato the feed forward path 113 when open. Likewise, the switch example, the input of each digital integrator is provided to SW6 inserts the feed forward path 115 when closed and one input of its digital adder, having its other SW6 inserts the feed forward path 115 when closed and one input of its digital adder, having its other input receiving removes the feed forward path 115 when open. When the 40 the digital value stored in its register, and

is implemented as two separate switches SW7 and SW8, A reset signal RST is provided to respective reset inputs each having a first terminal coupled to the output node 109. 45 of the first and second integrators 116 and 118 each having a first terminal coupled to the output node 109. 45 of the first and second integrators 116 and 118 and to The second terminal of the first switch SW7 is coupled to the respective reset inputs of the first and The second terminal of the first switch SW7 is coupled to the respective reset inputs of the first and second digital inte-
input of the DDF 106, and the second terminal of the second grators 130 and 132. When RST is asser switch SW8 is coupled to an input of the digital combiner of each of the first and second integrators 116 and 118 and 108. In the illustrated embodiment, the second terminal of of each of the first and second digital integ the second switch SW8 is coupled to an input of the digital $\overline{50}$ adder 138 of the digital combiner 108.

SW5, SW6, SW7, and SW8 (SW1-SW8) are shown as second digital integrators 130 and 132. FS is generally a single-pole, single-throw (SPST) switches in which each square-wave signal with the desired sampling frequency, in single-pole, single-throw (SPST) switches in which each square-wave signal with the desired sampling frequency, in switch may be implemented using one or more transistors, 55 which the $\Delta\Sigma$ modulator 102 outputs a dig switch may be implemented using one or more transistors, 55 which the $\Delta\Sigma$ modulator 102 outputs a digital output sample such as field-effect transistors (FETs), or MOS transistors or D on node 109 after each rising e the like (not shown). The switches SW1-SW4 are controlled In the illustrated configuration, the controller 112 receives
by a residue signal RSD. When RSD is low, switches SW1 an oversampling rate (OSR) value in the form of by a residue signal RSD. When RSD is low, switches SW1 an oversampling rate (OSR) value in the form of an integer and SW2 are closed while SW3 and SW4 are open as shown, value N (e.g., N=OSR), a START value, and a clock si and SW2 are closed while SW3 and SW4 are open as shown, value N (e.g., N=OSR), a START value, and a clock signal so that VINT2 is provided to an input of the adder 120 and 60 FCLK. The controller 112 provides and/or contr the output of the adder 120 is provided to the input of the FS, RSD, RSD (via RSD and inverter 144), S1, and S2 quantizer 122. Thus, when RSD is low, the adder 120 is signals to control operation of the IADC 100 as further quantizer 122. Thus, when RSD is low, the adder 120 is signals to control operation of the IADC 100 as further inserted into the circuit while the amplifier 128 is removed described herein. START is an ansynchronous trigge from the circuit. When RSD is high, switches SW1 and SW2 that is used to initiate each conversion cycle. In one embodiare opened while SW3 and SW4 are closed, so that VINT2 65 ment, START may be pulsed or toggled to initia are opened while SW3 and SW4 are closed, so that VINT2 65 ment, START may be pulsed or toggled to initiate one
is provided to an input of the amplifier 128 and the output conversion cycle (e.g., asserted to start the conve

(VINT2) on a node 105, which is coupled through an 122. Thus, when RSD is high, the adder 120 is removed electronic switch SW1 to one input of the adder 120. The from the circuit and replaced by the amplifier 128.

DAC 126, in which the DAC 126 converts a received digital
output sample D to the feedback voltage VFB provided to
the negative or subtracting input of the adder 114.
The first and second integrators 116 and 118 have gain
v

asserted high to close SW7 to couple the output of the $\Delta\Sigma$ modulator 102 to the input of the DDF 106, and S2 is

output provided to an input of the digital decimator 134. The output of the digital decimator 134 is provided to an input of switches SW1, SW2, SW5 and SW6 are all closed, the adder
120 develops VSUM as VSUM=VIN+VINT1+VIN2. Thus, the digital value provided at the input is "accumu-
In the illustrated configuration, the electronic switch 104 lated

of each of the first and second digital integrators 130 and 132 is zero. A sample clock signal FS is provided to respect clock der 138 of the digital combiner 108.

Each of the electronic switches SW1, SW2, SW3, SW4, quantizer 122 (or the delay block 124), and the first and Each of the electronic switches SW1, SW2, SW3, SW4, quantizer 122 (or the delay block 124), and the first and SW5, SW6, SW7, and SW8 (SW1-SW8) are shown as second digital integrators 130 and 132. FS is generally a

is provided to an input of the amplifier 128 and the output conversion cycle (e.g., asserted to start the conversion cycle of the amplifier 128 is provided to the input of the quantizer and then negated during the con and then negated during the conversion cycle). START may

also remain asserted causing the IADC 100 to perform cycle. At about time t0, the RST signal is asserted high to multiple successive conversion cycles while START initiate the reset phase at the beginning of the first conv multiple successive conversion cycles while START initiate the reset phase at the beginning of the first conver-
remains asserted. The clock signal FCLK has any suitable sion cycle. RSD remains low during the reset and del frequency level depending upon the particular configuration, sigma phases and is asserted during the last FS cycle of the and generally has the same or higher frequency level as the $\,$ s residue phase as further describe sample clock signal FS (e.g., FCLK may be divided down by RSD is initially high. S1 and S2 are initially low during the a clock divider or the like to develop FS).

FS. After the first N cycles, the second digital integrator 132 FIG. 3 is a block diagram of the configuration of the develops a digitally integrated or accumulated value of the 10 IADC 100 during the reset phase (and igno develops a digitally integrated or accumulated value of the 10 IADC 100 during the reset phase (and ignoring the output data samples provided by the $\Delta\Sigma$ modulator 102. The phase). The RST signal asserted high resets bo D_{R} ES from the $\Delta\Sigma$ modulator 102. The digital decimator integrators 130 and 132 to zero. Since RSD is high, switch 134 decimates or divides the accumulated value by the total SW5 is closed to provide VIN to its number of conversion cycles N+M to provide a preliminary 15 output value MAINO. The digital combiner 108 generally output value MAINO. The digital combiner 108 generally switch SW6 is also closed, since the outputs VINT1 and operates to multiply the preliminary output value MAINO VINT2 of the integrators 116 and 118 are both zero, only operates to multiply the preliminary output value MAINO VINT2 of the integrators 116 and 118 are both zero, only
from the DDF 106 by the gain G1 and to add the result VIN is passed via the feed forward path 113 and the add from the DDF 106 by the gain G1 and to add the result VIN is passed via the feed forward path 113 and the adder G1*MAINO to the residue value D_RES provided from the 120 as VSUM on node 136 during the reset phase. During G1*MAINO to the residue value D_RES provided from the 120 as VSUM on node 136 during the reset phase. During $\Delta\Sigma$ modulator 102 to provide an initial digital output value 20 the reset phase, the adder 120 simply drives G1*MAINO+D_RES to the output circuit 110. The second
digital multiplier 140 of the output circuit 110 multiplies the cycle), the output node 109 of the $\Delta\Sigma$ modulator 102 is not digital multiplier 140 of the output circuit 110 multiplies the cycle), the output node 109 of the $\Delta\Sigma$ modulator 102 is not initial digital output value by the gain G2 to provide the final coupled to anything including digital output value ADCO latched and stored in the register 142 .

FIG 100 according to one embodiment of the present Referring back to FIG. 2, at about time t1 when FS next invention for a first conversion cycle followed by the goes high, the RST signal is negated low and S1 is asserted invention for a first conversion cycle followed by the goes high, the RST signal is negated low and S1 is asserted beginning of a second conversion cycle. The RST, FS, RSD, high to initiate the delta sigma phase. FIG. 4 is D, RSD, S1, S2, and START signals are plotted versus time 30 diagram of the configuration of the IADC 100 during the in the timing diagram. In response to START, the controller delta sigma phase and during the first FS cycle of the residue
112 controls the IADC 100 to convert the analog input signal phase. Since S1 is asserted high, the VIN into the final digital output value ADCO for the first conversion cycle or for each of two or more repetitive sequential conversion cycles. Each conversion cycle is 35 divided into multiple phases, including a reset phase begin performing their integrating functions. For each cycle between times t0 and t1 having a duration of 1 FS cycle, a of FS during the delta sigma phase (and for the first FS cycle delta sigma phase between times t1 and t2 having a duration of the residue phase), each new D value t4 having a duration of "M" FS cycles (in which M is the 40 same number as the order of the $\Delta\Sigma$ modulator 102 and DDF same number as the order of the $\Delta\Sigma$ modulator 102 and DDF during each FS cycle, the last VII1 value is integrated by the 106, e.g., M=2 in the illustrated embodiment). In this first integrator 116 to update VINT1, and 106, e.g., $M=2$ in the illustrated embodiment). In this first integrator 116 to update VINT1, and the last VINT1 manner, each conversion cycle is $N+M$ FS cycles in dura-value is integrated by the second integrator 118 t manner, each conversion cycle is N+M FS cycles in dura-

tion. A different order and corresponding number M of VINT2. Further during each FS cycle, concurrent values of cycles for the residue phase may be implemented for dif-45 VIN, VINT1 and VINT2 are added together by the adder
120 to update VSUM, and each VSUM value is quantized by

The residue value D_RES is developed during the con-
the quantizer 122 and output by the delay block 124 to version cycle but not output from the $\Delta\Sigma$ modulator 102 until update the D value provided on node 109. The fir the next FS cycle between times t4 and t5 , referred to as an integrator 130 digitally accumulates each new D value output phase having a duration of one FS cycle. During the 50 provided on node 109, and the second digital integrator 132 output phase, MAINO is combined with D RES to develop digitally accumulates each new sum value provi output phase, MAINO is combined with D_RES to develop ADCO for the current conversion cycle. For back-to-back ADCO for the current conversion cycle. For back-to-back output of the first digital integrator 130 to update the conversion cycles, the output phase of the current conver-
preliminary digital output value MAINO. The config conversion cycles, the output phase of the current conver-
sion cycle overlaps the reset phase of the next conversion does not change during the first cycle of the residue phase. cycle, shown as an output/reset phase. Thus, the RST signal 55 Referring back to FIG. 2, in the first FS cycle of the delta may be simultaneoulsy asserted during the output phase of sigma phase, the $\Delta\Sigma$ modulator 102 o may be simultaneoulsy asserted during the output phase of the current conversion cycle to begin the reset phase of the the current conversion cycle to begin the reset phase of the sample D_0 on node 109. The D_0 sample is a quantized next conversion cycle.

version cycle, which begins upon the next cycle of FS. 60 during the first FS cycle of the delta sigma phase, the adder START may be negated during the conversion cycle if only 114 outputs a difference between VIN and its one conversion cycle is desired, or may remain asserted for version (provided as VFB) so that VII1 at the output of the multiple conversion cycles. In response to to assertion of adder 114 represents a first quantization e multiple conversion cycles. In response to to assertion of adder 114 represents a first quantization error during the START, the controller 112 controls the RST, RSD (and delta signal phase. D 0 is also provided as the fir RSD), S1, and S2 signals synchronous with FS cycles as 65 shown to transition the IADC 100 through each of the reset, shown to transition the IADC 100 through each of the reset, RST, RSD, RSD, S1 and S2 values remain unchanged to delta sigma, residue, and output phases for each conversion develop successive D values $D_0, D_1, \ldots D(N-2)$ du

sion cycle. RSD remains low during the reset and delta sigma phases and is asserted during the last FS cycle of the clock divider or the like to develop FS). reset phase (although S2 may be asserted for each combined Each conversion cycle has a duration of N+M cycles of output/residue phase as further described herein).

SW5 is closed to provide VIN to its corresponding input of the adder 120 via the feed forward path 113. Although the coupled to anything including the DDF 106. In the combined reset/output phase for the next and any subsequent conver-12. 25 sion cycles, $S2$ is high closing the switch SW8 to output FIG. 2 is a timing diagram illustrating operation of the D_RES as further described below.

high to initiate the delta sigma phase. FIG. 4 is a block phase. Since S1 is asserted high, the switch SW7 is closed coupling the output of the $\Delta\Sigma$ modulator 102 to the input of the DDF 106. The analog integrators 116 and 118 and the digital integrators 130 and 132 are released from reset to back and digitized by the DAC 126 to update VFB, and the adder 114 subtracts VFB from VIN to update VII1. Also VINT2. Further during each FS cycle, concurrent values of VIN, VINT1 and VINT2 are added together by the adder update the D value provided on node 109. The first digital

xt conversion cycle.
START is asserted asynchronously to initiate a first con-
DAC 126 to the analog feedback value VFB. In this manner, 114 outputs a difference between VIN and its quantized delta signal phase. D_0 is also provided as the first D value provided to the DDF 106. FS continues to toggle while the develop successive D values D_0 , D_1 , . . . $D(N-2)$ during

the total number of FS cycles including the reset phase for
developing MAINO, but which does not include the residue
 $\frac{706}{6}$ at the output of the adder 138 having k+3 bits. Thus, the developing MAINO, but which does not include the residue 706 at the output of the adder 138 having k+3 bits. Thus, the phase used to refine or otherwise improve the accuracy of 5 D RES residue value increases the accura

Figure after the text when the text when the second intensity of the solution.
 $\frac{1}{2}$ FS cycle after time that the second high while S1 and resolution.
 $\frac{1}{2}$ The initial digital output value ADCP shown at 706 at \overline{RSD} are both negated low. Since S2 is also low, the output 15 The initial digital output value ADCP shown at 706 at the of the $\Delta\Sigma$ modulator 102 is temporarily decoupled from both output of the digital combiner 1 of the $\Delta\Sigma$ modulator 102 is temporarily decoupled from both output of the digital combiner 108 is then digitally multi-
the DDF 106 and the digital combiner 108 so that the D N plied by G2 by the digital multiplier 140 the DDF 106 and the digital combiner 108 so that the D_N value is not used.

modulator 102 during the last FS cycle of the residue phase. 20 output value ADCO having a digital full-scale of exactly 2^r ,
During the last cycle of the residue phase, the feed forward where "P" is an integer (e.g., t paths 113 and 115 are opened (removed) and the amplifier an exact power of 2). For embodiments in which OSR=N is 128 replaces the adder 120. The gain A of the amplifier 128 an exact power of two (e.g., $N=2^{\alpha}$ for integ amplifies the output of the integrator 118 by a sufficient level which the system order M=2, then G2=N/(N+1). If N is not for quantization by the quantizer 122. The D N value is not 25 an exact nower of 2 then G2 still de for quantization by the quantizer 122. The D_N value is not 25 an exact power of 2, then G2 still depends upon N (assuming used, but FS continues to toggle so that the $\Delta\Sigma$ modulator known value of M) but with a differe used, but FS continues to toggie so that the $\Delta\Sigma$ modulator

102 develops the residue value D_RES. At the end of the

residue phase, an analog version of the residue value is

developed at the VSUM output of the amplifi

tansition from the residue phase to the output phase at time

t4, the analog version of the residue value D_RES₄ is $35\frac{14}{100}$ and 15 bits $(2^{3*}N^*(N+1)/2=2^{14*}(N+1)N=2^{14*65/64})$.

t4, the analog version of the res input of the digital adder 138. The digital integrator 132 decimated by N+M so that MAINO is also represented as a
develops an accumulated value ACCM which is decimated 15-bit value (e.g., $k=14$). The digital multiplier develops an accumulated value ACCM, which is decimated
by the digital multiplier 136 includes
by the digital decimator 134 of the DDF 106 to provide the at least 17 bits and adds the 3-bit value D_RES to provide preliminary output value MAINO. MAINO is digitally 40 ADCP as a 17-bit value having a full-scale of 2^{16*}
multiplied by G1 (G1*MAINO) by the digital multiplier (65/64)=65.536+1.024 (66.560). The gain G2=N/(N+1)=64/ multiplied by G1 ($G1^*$ MAINO) by the digital multiplier 136 , and the result is provided to the other input of the digital 136, and the result is provided to the other input of the digital 65 adjusts ADCP to provide ADCO as a 16-bit value having adder 138. The digital adder 138 adds G1*MAINO to a full-scale resolution of $2^{k+2}=2^{16}$. It is adder 138. The digital adder 138 adds G1*MAINO to a full-scale resolution of $2^{k+2}=2^{16}$. It is appreciated that these D_RES to provide an initial digital output value values are different for different values of N and $\overline{ADCP} = G1^* \hat{M} \hat{A} \hat{N} \hat{O} + D \hat{B}$. The initial digital output 45 a different revalue ADCP is then digitally amplified by G2 by the digital embodiments. multiplier 140 to develop the final digital output value FIG. 8 is a tabular diagram 800 of a time-domain analysis ADCO=G2(G1*MAINO+D_RES) at the output of the digi-
tal multiplier 140. ADCO is provided to and stored in the sion cycle according to one embodiment of the present register 142. It is noted that the gain G2 depends on the 50 invention. The tabular diagram 800 has 4 columns, including values of both N and M, although M is typically known, so a cycle number (CNUM) 802, a VINT/k1 column values of both N and M, although M is typically known, so that the digital multiplier 140 is shown receiving the value

IADC 100 at the end of each conversion cycle according to 55 column D(-1) 808 indicating the D value at the output of the one embodiment of the present invention for developing the quantizer 122 before the delay block final digital output value ADCO for a 3-bit quantizer 122 . In number 0 is the reset cycle in which the output of both of the the illustrated embodiment, the value G1*MAINO is a integrators 116 and 118 is zero. The initial data sample D_0 multiplied value shown at 702 for G1=4, which is the digital is at the output of the quantizer 122, but do equivalent of left-shifting MAINO by 2 bits (when the 60 the output of the $\Delta\Sigma$ modulator 102 on node 109 until the least-significant bit (LSB) of the MAINO is on the right). next cycle (CNUM=1) as shown in FIG. 2. In t The residue value D_RES is shown at 704 having a reso-
lumber 1, the output of the first integrator 116 (divided by
lution of 3 bits for the configuration in which the quantizer
122 quantizes analog values with 3-bit resol 122 quantizes analog values with 3-bit resolution. Since MAINO is left-shifted by two bits by the digital multiplier ϵ MAINO is left-shifted by two bits by the digital multiplier 65 cycle, or D0. The number in the brackets "[]" denotes the 136, alignment 703 illustrates that the LSB of the multiplied cycle number. The notation Dx refers to 136, alignment 703 illustrates that the LSB of the multiplied cycle number. The notation Dx refers to the VFB output of value shown at 702, or G1*MAINO, is aligned with the the DAC 126 when D_x is provided at its input. Fo

a total of N-1 cycles for the delta sigma phase. It is noted most-significant bit (MSB) of the D_RES residue value that N is the same number as the OSR value, which defines shown at 704 when added together by the digital a phase used to refine or otherwise improve the accuracy of $\frac{1}{2}$ D_RES residue value increases the accuracy of the digital
the final output value. During the first cycle of the residue
through the $\Delta\Sigma$ modulator 102

digital output value ADCO. The gain $G2$ is used to adjust the initial digital output value ADCP to provide the final digital FIG. 5 is a block diagram of the configuration of the $\Delta\Sigma$ initial digital output value ADCP to provide the final digital odulator 102 during the last FS cycle of the residue phase, 20 output value ADCO having a digital an exact power of two (e.g., $N=2^a$ for integer "a") and for

values are different for different values of N and M and for
a different resolution of the quantizer 122 in different

sion cycle according to one embodiment of the present invention. The tabular diagram 800 has 4 columns, including that the digital multiplier 140 is shown receiving the value indicating the output of the first integrator 116 divided by its

gain k1, a VINT2 column 806 indicating the output of the to adjust G2.

FIG. 7 is a figurative diagram of the operation of the second integrator 118 (including its gain k2), and a fourth second integrator 118 (including its gain k2), and a fourth column $D(-1)$ 808 indicating the D value at the output of the is at the output of the quantizer 122, but does not appear as the output of the $\Delta\Sigma$ modulator 102 on node 109 until the the DAC 126 when D_x is provided at its input. For

30

In cycle 2, the output of the integrator 116 divided by its digital residue value to said shifted value to provide said gain k1 is the sum of the VIN values at cycles 1 and 2 less 5 initial digital output value. the sum of the converted D values of cycles θ and θ , or θ . The incremental analog to digital converter of claim 1 , VIN[1]+VIN[2]–(D0+D1). The corresponding output of the wherein N is a total number of clock cyc cycle, or VINT2[1]+its gain k2 times the output VINT1[1] multiplier that multiplies said initial digital output value by of the first integrator 116 in the first cycle, or VINT2[1]+ 10 a gain value based on N and M to pro $k2*VINT1[1]$, which equals $k2*VINT1[1]$ since $VINT2[1]$ output value having a full-scale value that is an exact power
from the first cycle is zero. Operation proceeds in this of 2.
manner from cycle to cycle to a last cycle

The present description has been presented to enable one 15 sigma modulator comprises N digital samples ordinary skill in the art to make and use the present said digital decimation filter comprises: of ordinary skill in the art to make and use the present said digital decimation filter comprises:

invention as provided within the context of particular appli-

at least one digital integrator that digitally integrates s invention as provided within the context of particular applications and corresponding requirements. The present inven-
 N digital samples to develop an accumulated value; and
 α a digital decimator that decimates said accumulated value tion is not intended, however, to be limited to the particular a digital decimator that decimates said accumulated value
embodiments shown and described herein, but is to be 20 by N+M to provide said preliminary digital ou accorded the widest scope consistent with the principles and
novel features herein disclosed. Many other versions and
variations are possible and contemplated. Those skilled in
the art should appreciate that they can readi disclosed conception and specific embodiments as a basis 25 for designing or modifying other structures for providing the a second order filter comprising two digital integrators.

same purposes of the present invention without departing 7. The incremental analog to digital convert

1. An incremental analog to digital converter for digitizing an analog voltage, comprising:

- a delta sigma modulator having an input for receiving the said first adder and having an output;
analog voltage and having an output, wherein said delta a second integrator having an input coupled to said output sigma modulator comprises M analog integrators in 35 of said first integrator and having an output;
- a digital decimation filter comprising M digital integra-
tors, said digital decimation filter having an input 40
- a controller that operates said delta sigma modulator and a quantizer having an input coupled to said output of said said digital decimation filter for at least one conversion second adder and having an output providing sa cycle, wherein said controller:

resets said delta sigma modulator and said digital a digital to analog converter having
	- 45
	-
	-
	-

wherein said digital combiner comprises a digital multiplier 10. The incremental analog to digital converter of claim 9, and a digital adder, wherein said digital multiplier multiplies wherein said controller controls said said preliminary digital output value by a gain value to provide a multiplied value, and wherein said digital adder 65 provide a multiplied value, and wherein said digital adder 65 to said input of said digital decimation filter during said delta adds said digital residue value to said multiplied value to sigma phase and during said first adds said digital residue value to said multiplied value to sigma phase and during said first clock cycle of said residue
provide said initial digital output value. phase, and to couple said output of said delta sigma modu

example, D0 in cycle 1 is the converted value of D_0 from 3 . The incremental analog to digital converter of claim 1, cycle 0. The corresponding output VINT2 in column 706 for wherein said digital combiner left-shifts

-
-

order delta sigma modulator comprising two analog integrators and wherein said digital decimation filter comprises

- a first adder having a first input for receiving the analog The invention claimed is:

1. An incremental analog to digital converter for digitiz-

2011 voltage, and having an output;
	- a first integrator having an input coupled to said output of said first adder and having an output;
	-
	- which M is at least one;
digital decimation filter comprising M digital integra-
the analog voltage, having a second input selectively tors, said digital decimation filter having an input coupled to said output of said first integrator, having a
selectively coupled to said output of said output of said output of said second selectively coupled to said output of said delta sigma third input coupled to said output of said second modulator and having an output; integrator, and having an output;
	- said digital decimation filter for at least one conversion second adder and having an output providing said cycle, wherein said controller:
plurality of digital samples; and
	- resets said delta sigma modulator and said digital a digital a digital to analog converter having an input coupled to decimation filter during a reset stage;
45 a did output of said quantizer and having an output decimation filter during a reset stage; $\frac{45}{20}$ and said output of said quantizer and having an output operates said delta sigma modulator and said digital coupled to said second input of said first analog comerates said delta sigma modulator and said digital coupled to said second input of said first analog com-
decimation filter for a plurality of clock cycles parator for providing said feedback voltage.

during a delta sigma phase wherein said delta sigma
modulator converts the analog voltage into a corre-
sponding plurality of digital samples, and wherein so tors during said reset phase, and wherein said controller sponding plurality of digital samples, and wherein 50 tors during said reset phase, and wherein said controller
said digital decimation filter converts said plurality controls a plurality of electronic switches to couple t said digital decimation filter converts said plurality controls a plurality of electronic switches to couple the of digital samples into a preliminary digital output analog voltage and said outputs of both of said first an of digital samples into a preliminary digital output analog voltage and said outputs of both of said first and value; and
operates said delta sigma modulator during a residue bhase, said delta sigma phase and a first clock cycle of said
phase, said delta sigma phase and a first clock cycle of said erates said delta sigma modulator during a residue phase, said delta sigma phase and a first clock cycle of said
phase for M clock cycles wherein said delta sigma 55 residue phase, and to decouple the analog voltage and sa phase for M clock cycles wherein said delta sigma 55 residue phase, and to decouple the analog voltage and said
modulator provides a digital residue value at said outputs of said first and second integrators from said seco modulator provides a digital residue value at said outputs of said first and second integrators from said second
output of said delta sigma modulator; and adder during a last clock cycle of said residue phase.

output of said delta sigma modulator ; and adder during a last clock cycle of said residue phase . a digital combiner that combines said preliminary digi 9 . The incremental analog to digital converter of claim 8 , tal output value with said digital residue value to wherein said controller controls said plurality of electronic provide an initial digital output value. 60 switches to replace said second analog adder with an analog 2. The incremental analog to digital converter of claim 1, amplifier during said last clock cycle of said residue phas

phase, and to couple said output of said delta sigma modu-

lator to an input of said digital combiner during an output N and M to provide a final digital output value having a

phase immediately following said residue phase. In the scale value that is an exact power of 2.

wherein N is a total number of clock cycles of said reset analog voltage into a corresponding plurality of digital
stage and said delta sigma phase wherein M is a total 5 samples comprises converting the analog voltage int stage and said delta sigma phase, wherein M is a total 5 samples comprises converting the analog voltage into N
number of clock cycles during said residue phase and digital samples, and wherein said operating the digital number of clock cycles during said residue phase, and digital samples, and where
relation said digital desimation filter comprises: wherein said digital decimation filter comprises:
a first digital integration basing on input and basing on digitally integrating the N digital samples to provide an

- a first digital integrator having an input and having an digitally integrating the N digital samples to provide an accumulated value; and output, wherein said input of said first digital integrator
is coupled to said output of said delta sigma modulator 10 decimating the accumulated value by N+M to provide the is coupled to said output of said delta sigma modulator 10 decimating the accumulated value b
during said sigma delta phase and a first clock cycle of preliminary digital output value. during said sigma delta phase and a first clock cycle of preliminary digital output value.
said residue phase;
 $\frac{17}{2}$. The method of claim 16, wherein said digitally
- output of said first digital integrator and having an output; and
- a decimator having an input coupled to said output of said
second digital integrator and having an output provid-
in the method of claim 13, wherein, for each clock
in a second actumulated value.
Second digital integrator said decimator decimates an output of said second plurality of clock cycles during the delta sigma phase digital integrator by $N+M$ to provide said preliminary 20 a first clock cycle of the residue phase, comprises: digital integrator by N+M to provide said preliminary 20

12. The incremental analog to digital converter of claim provide a difference value;
the integrating the difference value to provide a first inte-11, further comprising a digital multiplier that multiplies integrating the direction of the difference value to provide a first integrating the difference value to provide a first integrating the difference value to prov said initial digital output value by a gain value based on $N_{\text{integating the first integrated value to provide a second}}$ and M to provide a final digital output value having a 25 integrating the first full agalo value to provide a second on a second Ω

- resetting integrators of an Mth order delta sigma modula value, value , and the second integrated value to provide a sum value to provide $\frac{Mth}{\sqrt{GM}}$ and $\frac{Mth}{\sqrt{GM}}$ and $\frac{Mth}{\sqrt{GM}}$ and $\frac{Mth}{\sqrt{GM}}$ and $\frac{$ tor and an Mth order digital decimation filter during a reset phase, wherein M is at least one;
- operating the delta sigma modulator for a plurality of of the plurality of digital samples; and converting the corresponding one of the plurality of digital samples in the corresponding one of the plurality of clock cycles during a delta sigma phase for converting converting the corresponding one of the plurality of the pluralit
- operating the digital decimation filter for the plurality of modulator comprises:
clock exclos during the delta sigma phase for convert integrating the difference value to provide the first inteclock cycles during the delta sigma phase for convert-
integrating the direct direct value;
grated value; ing the plurality of digital samples into a preliminary digital output value;
- operating the delta sigma modulator during a residue $\frac{40}{40}$ integrated value;
here for an additional M clock evalue for providing a amplifying the second integrated value to provide an phase for an additional M clock cycles for providing a amplifying the second integrated value to provide and integrated value digital residue value at the output of the delta sigma modulator; and
- digitally combining the preliminary digital output value $\frac{1}{20}$. The method of claim 19, wherein said operating the

14. The method of claim 13, wherein said digitally the delta sigma phase comprises operating the delta sigma phase comprises operating comprises:

multiplying the preliminary digital output value by a gain

wall digitally combining comprising:

said digitally combining comprising:

said digitally combining comprising:

said digitally combining comprising:

said digit 50 50

adding the digital residue value to the multiplied value to a multiplied value; and a multiplied value to the multiplied value adding the digital residue value to the multiplied value

15. The method of claim 13, wherein said operating the to provide the initial digital output value; and the sigme medulator for a physicial original output value initial digital output value by a gain value delta sigma modulator for a plurality of clock cycles during multiplying the initial digital output value by a gain value
the delta sigma phase comprises operating the delta sigma 55 based on N and M to provide a final dig the delta sigma phase comprises operating the delta sigma 55 based on N and M to provide a final digital output having a full-scale value based on a power of 2. modulator for N clock cycles, further comprising multiply-
ing the initial digital output value by a gain value based on $\begin{array}{cccc} & & & & \text{if} & \text{if}$ ing the initial digital output value by a gain value based on

11. The incremental analog to digital converter of claim 1 , 16 . The method of claim 13, wherein said converting the exact power that is a rotal number of clock cycles of said reset analog voltage into a corresponding

sall residue phase,
a second digital integrator having an input coupled to said integrating comprises digitally integrating the N digital
a second digital a second digital integrator and having an input couples to provide and digitally integrating the plurality of first accumulated values to provide a second accumulated value.

ing said output of said digital decimation filter, wherein cycle, said operating the delta sigma modulator for the
cycle documeter documetes an output of said accound plurality of clock cycles during the delta sigma phase

- digital integrator by TVTH to provide satu premiumary
digital output value.
The incremental engles to digital converter of claim and provide a difference value;
	-
	-
- full-scale value based on a power of 2.
12 A method of digitizing an anglog value comprising in adding together the analog voltage, the first integrated 13. A method of digitizing an analog voltage, comprising: adding together the analog voltage, the first integrated reserve the second integrated value to provide a sum reserve the second integrated value to provide a sum
	- quantizing the sum value to provide a corresponding one of the plurality of digital samples; and
	-

the analog voltage into a corresponding plurality of $\frac{19}{35}$. The method of claim 18, wherein, for a last clock lator: 35 cycle of said residue phase, said operating the delta sigma modulator comprises:

-
- integrating the first integrated value to provide the second integrated value;
-
- quantizing the amplified value to provide the digital residue value.

with the digital residue value during an output phase to 45 20 . The method of claim 19, wherein said operating the delta sigma modulator for a plurality of clock cycles during provide an initial digital output value.
The method of claim 13, wherein said digitally and the delta sigma phase comprises operating the delta sigma

-
- provide the initial digital output value.
The method of claim 12 wherein seid energing the state to provide the initial digital output value; and
	-