

# (54) APPLYING RANDOM NETS CREDIT IN AN EFFICIENT STATIC TIMING ANALYSIS

- (71) Applicant: International Business Machines Corporation, Armonk, NY (US)
- (72) Inventors: **David J. Hathaway**, Underhill, VT (US); **Ronald D. Rose**, Essex Junction, (US); **Ronald D. Rose**, Essex Junction, FOREIGN PATENT DOCUMENTS VT (US)
- (73) Assignee: International Business Machine<br>Corporation, Armonk, NY (US) Assignee: International Business Machines
- (\*) Notice: Subject to any disclaimer, the term of this OTHER PUBLICATIONS patent is extended or adjusted under 35 U.S.C. 154(b) by 213 days.
- (21) Appl. No.: 14/747,611
- (22) Filed: **Jun. 23, 2015**

### (65) **Prior Publication Data**

US 2016/0378901 A1 Dec. 29, 2016

- (51) Int. Cl. (57)<br>  $G06F 17/50$  (2006.01) A m G06F 17/50<br>U.S. Cl.
- (52) U.S. Cl.<br>CPC ........ *G06F 17/5081* (2013.01); *G06F 17/504*  $(2013.01); G06F17/5036(2013.01)$
- (58) Field of Classification Search None See application file for complete search history.

### (56) References Cited

## U.S. PATENT DOCUMENTS



# (12) UNITEG STATES PATENT (10) Patent No.: US 9,836,571 B2<br>Hathaway et al. (45) Date of Patent: Dec. 5, 2017

# $(45)$  Date of Patent: Dec. 5, 2017



(Continued)



Battari, Obulesu, et al; "On-Chip Crosstalk Delay and Noise Analysis Using Static Timing Analysis on Nano Time Ultra in VLSI Circuits", Global Journal of Advanced Engineering Technologies, ISSN (Online): 2277-6370, pp. 166-172.<br>(Continued)

Primary Examiner — Leigh Garbowski (74) Attorney, Agent, or  $Firm$  - Gibb & Riley, LLC; Steven J. Meyers

### ABSTRACT

A method may include: specifying a random nets credit (RNC) statistic for nets subject to random noise in a static timing analysis of an initial integrated circuit (IC) design; calculating an upper bound for a delta delay of each net using the RNC statistic; identifying each net with a delta delay that exceeds the upper bound; identifying all nets including fan-in and fan-out cones connected to each net that exceeds the upper bound and performing a higher accuracy timing analysis for all nets that are marked. Using the upper bound for each delta delay of the nets subject to ransom noise, the delta delay of each net subject to a non-random noise, and the delta delay for all identified nets, to adjust the initial IC design, to close timing and generate a final IC design.

### 15 Claims, 3 Drawing Sheets



# (56) References Cited

# U.S. PATENT DOCUMENTS



# OTHER PUBLICATIONS

Chen, Pinhong, et al; "Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise", in Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, IEEE Press, 2000, pp. 331-337.

\* cited by examiner



FIG .1

**U.S. Patent** 



FIG .2



300

of logical abstraction to a detailed physical representation of vary independently . This can be pessimistic , because por discrete netlist of logic gates. Based on the netlist of logic U.S. Pat. No. 5,636,372 which is incorporated into descrip-<br>gates, the designer uses a cell-based schematic capture tool tion in its entirety, is a computation

mance metrics, e.g., timing delays, for a manufacturable IC and met.<br>
design. An accurate estimate of the digital and analog 25 When there is a large amount of pessimism in a low<br>
performance metrics of the design requires design, including a schematic-driven layout, that exactly system and a large increase in computational cost for the places all circuit components and routes all interconnects to next higher accuracy analysis, it can be ben places all circuit components and routes all interconnects to next higher accuracy analysis, it can be beneficial to intro-<br>duce additional intermediate levels of analysis that can

minimize timing delays.<br>
Static timing analysis is a method of computing the 30 provide reduced pessimism over the low accuracy analysis<br>
expected timing delays of digital circuits and determining<br>
with less cost than the tion are satisfied without requiring computationally inten-<br>sive simulation. Assessing the ability of a circuit to operate of timing paths in the physical design of the IC. Generally, sive simulation. Assessing the ability of a circuit to operate of timing paths in the physical design of the IC. Generally, at a specific clock frequency requires the ability to estimate, 35 a circuit will contain many tim many phases of the timing analysis. In particular, delay a sink. Each gate and net in the design may be included in calculation and timing constraint checking are incorporated many different timing paths. A particular net, calculation and timing constraint checking are incorporated many different timing paths. A particular net, called a victim<br>into the inner loop of timing analyzers during the placement het, can be affected by noise from a n into the inner loop of timing analyzers during the placement net, can be affected by noise from a neighboring net, called and routing phases, i.e., the physical design phase, of an IC. 40 an aggressor net. Coupling, e.g., and routing phases, i.e., the physical design phase, of an IC. 40 an aggressor net. Coupling, e.g., capacitative or inductive While such delay calculations could, in theory, be performed coupling, between the aggressor and While such delay calculations could, in theory, be performed coupling, between the aggressor and the victim nets can using computationally intensive circuit simulations, in prac- cause a switching aggressor net to induce a using computationally intensive circuit simulations, in prac-<br>tice, an estimate of the timing delays is provided by methods current, i.e., noise, in the victim net. of static timing analyses that provide reasonably accurate When switching times for the aggressor and the victim estimates of circuit timing delays.  $\frac{45}{15}$  nets overlap, coupled noise can increase the timing delay, if

Static timing analysis may be performed in either a the aggressor and victim are switching logic levels in block-based manner. Block-based analysis opposite directions, and decrease the timing delay if the block-based or a path-based manner. Block-based analysis is opposite directions, and decrease the timing delay, if the the most efficient, with a run time that is linear relative to the aggressor and victim are switching l the most efficient, with a run time that is linear relative to the aggressor and victim are switching logic levels in the same number of delay elements in the timing graph and computes, direction. These increases or decrea number of delay elements in the timing graph and computes, direction. These increases or decreases in delay due to noise<br>for each node in the graph, an arrival time that is the latest 50 are referred to as delta delays. Ho for each node in the graph, an arrival time that is the latest 50 are referred to as delta delays. However, aggressors and or earliest time at which a signal may arrive at the node victims generally do not switch with ever or earliest time at which a signal may arrive at the node victims generally do not switch with every timing cycle and considering all paths leading to the node. Path-based analy-<br>aggressor-switching times may not overlap w considering all paths leading to the node. Path-based analy - aggressor-switching times may not overlap with victim<br>ses trace and sum delays along each path through the timing switching times due to, for example, different ses trace and sum delays along each path through the timing switching times due to, for example, different triggering graph or circuit, and determine whether timing constraints paths. It is therefore pessimistic to include graph or circuit, and determine whether timing constraints paths. It is therefore pessimistic to include the delta delays on the arrival time at the end of the path are satisfied. 55 of all nets in a timing analysis. Metho on the arrival time at the end of the path are satisfied. 55 of all nets in a timing analysis. Methods exist to consider Because the number of paths through a circuit grows expo-<br>only the N largest delta delays, but they r nentially with the size of the circuit, path-based analysis is path-based analysis or multiple parallel block based analymuch more computationally expensive than block-based ses.<br>
There remains a need to decrease the pessimism of a static<br>
Static timing analysis, as well as various other types of 60 timing analysis that estimates the effects

Static timing analysis, as well as various other types of 60 timing analysis that estimates the effects of coupled noise on analysis of integrated circuit designs, must consider many neighboring nets in timing paths of an potential effects. Many of these effects may be considered at<br>different levels of accuracy, with computation costs that . SUMMARY different levels of accuracy, with computation costs that increase as the level of accuracy increases . In many cases analysis at a lower level of accuracy may be done in such a 65 In an embodiment of the disclosure, a method of perform-<br>way that it produces a pessimist bound on the results that ing a static timing analysis, using a rando way that it produces a pessimist bound on the results that ing a static timing analysis, using a random nets credit would be produced by the higher accuracy analyses. In such (RNC) method and a more computationally intensi

APPLYING RANDOM NETS CREDIT IN AN cases, if the potentially pessimistic result produced by a<br> **EFFICIENT STATIC TIMING ANALYSIS** lower accuracy analysis shows that certain portions of the lower accuracy analysis shows that certain portions of the integrated circuit would function correctly, i.e., all timing BACKGROUND constraints in those portions would be met in a static timing<br>5 analysis, an analysis system may avoid employing the<br>timing 5 analysis, an analysis system may avoid employing the<br>time present disclosure relates The present disclosure relates to integrated circuit (IC) higher accuracy and higher computation cost analysis meth-<br>design and, more particularly, to a method, a system and a ods on those portions of the design that "pass design and, more particularly, to a method, a system and a ods on those portions of the design that "passed" the lower<br>computer program product for performing a static timing accuracy analysis. This general approach may be computer program product for performing a static timing accuracy analysis. This general approach may be referred to analysis that incorporates the effects of coupled noise as variable-detail analysis, and is widely used in analysis that incorporates the effects of coupled noise as variable-detail analysis, and is widely used in static between neighboring nets of timing paths in the IC.  $\frac{10 \text{ times}}{10 \text{ times}}$  analysis.

between neighboring nets of timing paths in the IC. <br>In conventional electronic design flow, a designer uses a For example, an initial timing analysis may assume that<br>suite of software design tools to progress from a high suite of software design tools to progress from a high level the entire early and late paths leading to a timing test can of logical abstraction to a detailed physical representation of vary independently. This can be pess an integrated circuit (IC) design that is optimized for manu-<br>facture. After defining abstract behavior of the desired IC,  $15 \text{ slow}$  in the late mode path and fast in the early mode path. facture. After defining abstract behavior of the desired IC, 15 slow in the late mode path and fast in the early mode path.<br>the designer translates an abstract logical language to a Common path pessimism removal (CPPR), as gates, the designer uses a cell-based schematic capture tool tion in its entirety, is a computationally more expensive to generate a bottom-up cell-based schematic of the IC analysis that can identify these pessimistic cas design. 20 duced a more accurate and less pessimistic timing slack for<br>Following the schematic design phase, the cell-based<br>schematic is used to assess the logical functionality of the IC<br>CPPR methods only to those tests f schematic is used to assess the logical functionality of the IC CPPR methods only to those tests for which the initial less design, but cannot provide an accurate estimate of perfor-<br>expensive analysis indicated that the t design, but cannot provide an accurate estimate of perfor-<br>mance metrics, e.g., timing delays, for a manufacturable IC and met.

timates of circuit timing delays.<br>
Static timing analysis may be performed in either a the aggressor and victim are switching logic levels in

(RNC) method and a more computationally intensive timing

coupled random noise in a static timing analysis of an integrated circuit (IC). The method may also include per-<br>fig. 2 is a flowchart diagram illustrating the calculation<br>forming an initial noise-free static timing analysis of the  $\frac{5}{5}$  of slacks impacted by noise in a t forming an initial noise-free static timing analysis of the  $\frac{5}{5}$  of slacks impacted integrated circuit design that include only delta delays for ments herein; and integrated circuit design that include only delta delays for ments herein; and<br>always included nets. The method may further include FIG. 3 is a schematic diagram illustrating a representative always included nets. The method may further include<br>calculating an upper bound for a delta delay of each of the<br>number of nets using the RNC statistic. The method may yet<br>further include identifying each of the number of a dena delay that exceeds the upper bound. The memod may<br>yet further include marking all nets, including fan-in cones<br>and fan-out cones of nets, connected to each of the number<br>of nets that exceeds the upper bound. Finally may include performing a higher accuracy timing analysis, increases that delay occurring with each logical transition in<br>based on a physical design, for all of the nets that are each victim net the conventional static timi

based on a physical design, for all of the nets that are<br>marked.<br>In another embodiment of the disclosure, a method of<br>performing a static timing analysis, using a random nets 20 pessimism of a static timing analysis that e timing analysis method may include specifying a random of an IC design.<br>
nets credit (RNC) statistic for a number of nets subject to a<br>
Timing slack is defined as the amount of time margin by<br>
coupled random noise in a sta integrated circuit (IC). The method may also include calcu- 25 requiring a signal to arrive no later than time  $100$  would have lating a delta delay for each of the number of nets subject to a slack of 20 if the actual si lating a delta delay for each of the number of nets subject to a slack of 20 if the actual signal arrived at time  $\frac{80}{10}$ , and a hold the counled random noise based on a slack of the net and the test requiring that a the coupled random noise based on a slack of the net and the test requiring that a signal arrive no earlier than time 10<br>RNC statistic. The method may vet further include perform. would have a slack of 5 if the signal actu RNC statistic. The method may yet further include perform-<br>in a slack of 5 if the signal actually arrived at time<br>in a slack indicates the possibility of a timing<br> $\frac{15}{2}$ . A negative slack indicates the possibility of a ing a timing analysis of each net subject to a non-random 15. A negative slack indicates the possibility of a timing<br>noise to viald a delta delay. The method may yet further 30 failure of the path. Because noise may alter noise to yield a delta delay. The method may yet further <sup>30</sup> failure of the path. Because noise may alter the delays of include calculating an excess delta delay, edD, for each of circuits along a path, accurate timing an include calculating an excess delta delay, edD, for each of<br>the number of nets based on the calculated delta delay, the<br>slack of each net, and the RNC statistic. The method may yet<br>further include propagating a value of on lating a lower bound slack for each of the number of nets  $40$  opposite switching logic levels for the aggressor and victim based on a difference between the slack of each number of nets to every noise event, which may ca

performs a static timing analysis of an integrated circuit (IC) statistically acceptable timing delays. Many of these failing using a random nets credit (RNC) method to analyze a 45 slacks may be considered false due to th number of nets subject to a coupled random noise within the conventional timing analyses "filter" or screen out small<br>IC may comprise: a memory that stores an integrated circuit coupling capacitors and noise events with sm IC may comprise: a memory that stores an integrated circuit (IC) design. The system may also comprise at least one (IC) design. The system may also comprise at least one impacts to reduce the computational load. However, this processor that performs computer readable instructions to: approach can lead to timing failures when, for examp specify a random nets credit (RNC) statistic for a number of 50 buses and coupled nets act in phase. In paths with slacks<br>nets subject to a coupled random noise in a static timing close to zero, i.e., those barely meeting nets subject to a coupled random noise in a static timing close to zero, i.e., those barely meeting their timing con-<br>analysis of the IC design: perform an initial noise-free straints, even noise induced through small coup analysis of the IC design; perform an initial noise-free straints, even noise induced through small coupling capacition in the IC design: calculate an upper bound tances may be sufficient to create a timing failure. Thus, timing analysis of the IC design; calculate an upper bound<br>for a delta delay of each of the number of nets by a<br>calculation using the RNC statistic; identify each of the 55 in timing analysis based on the likelihood that a calculation using the RNC statistic; identify each of the 55 in timing analysis based on the likelihood that all events in number of nets with a delta delay that exceeds the upper the set will occur together, rather than s number of nets with a delta delay that exceeds the upper the set will occur together, bound; mark all nets, including fan-in cones and fan-out the coupling capacitances. cones of nets, connected to each of the number of nets that <sup>One</sup> method of reducing pessimism caused by noise exceeds the upper bound: and perform a higher accuracy events in a static timing analysis may include performin exceeds the upper bound; and perform a higher accuracy timing analysis for said all nets that are marked. 60 timing analysis, which includes only the largest delta delays

drawings, which are not necessarily drawn to scale and in buses that are fed by structurally similar groups of circuits which:<br>which are likely to switch together. The largest random noise

analysis method may include specifying a random nets FIG. 1 is a flowchart diagram illustrating the calculation credit (RNC) statistic for a number of nets subject to a of delta delays impacted by noise in a timing analysi of delta delays impacted by noise in a timing analysis of embodiments herein:

based on a difference between the slack of each number of nets to every noise event, which may cause all possible nets and the maximum path delta delay. ts and the maximum path delta delay.<br>In yet another embodiment of the disclosure, a system that can result in tens of thousands of failing slacks on otherwise In yet another embodiment of the disclosure, a system that can result in tens of thousands of failing slacks on otherwise<br>performs a static timing analysis of an integrated circuit (IC) statistically acceptable timing dela

approach can lead to timing failures when, for example, data buses and coupled nets act in phase. In paths with slacks

due to random noise events along each path. Random events BRIEF DESCRIPTION OF THE DRAWINGS are those whose switching times and cycles are not correlated with each other. In contrast, regular events are those among which correlation is expected, such as clock signals, The embodiments herein will be better understood from among which correlation is expected, such as clock signals, the following detailed description with reference to the 65 which generally switch in every cycle, and signa which are likely to switch together. The largest random noise events may be characterized by the size of their delta delays one assumes that the less accurate models and methods are and the probability of their occurrences in a single victim bounding, and thus, pessimistic. path, containing multiple noise coupled nets, in any given In general, some of the timing paths of an IC design may clock cycle. An analysis may consider only the largest N include a set of "always included" aggressors. That is, delta delays, or it may also include a portion of the next M <sup>5</sup> aggressors known to switch often or likely t to ensure that enough of the impact of noise on delay is<br>included in the analysis to reduce the probability of having<br>RNC method, which requires random timing delays. The the analysis is it in the contract the probability of having<br>the internal 10 timing paths of the IC design may also include a set of<br>the analysis miss a timing that could occur in actual<br>"andom" aggressors, i.e., aggressor hardware to an acceptably low level. These N and M values  $\frac{1}{2}$  random  $\frac{1}{2}$  random with respect to the victims' switching times. may be constant numbers (e.g., 3 and 4) some fraction of the<br>path length, e.g., 0.1\* nets\_in\_path, and 0.15\* nets\_in\_path,<br>the application of an RNC method to timing<br>the largest of these two values, or otherwise adaptively

along each path must be performed using either an expen-<br>sive path-based analysis, or by an also expensive block- 20 delta delays, respectively. In various applications of the<br>based propagation of multiple timing values, a based propagation of multiple timing values, as taught in RNC method to timing paths including nets subject to U.S. Pat. No. 6,795,951, which is incorporated into this random noise, excess delta delays may be applied to ne U.S. Pat. No. 6,795,951, which is incorporated into this random noise, excess delta delays may be applied to nets description in its entirety. The cost of such an analysis can subject to random noise, forcing their timing description in its entirety. The cost of such an analysis can subject to random noise, forcing their timing delays to be be reduced by performing a variable-detail analysis, in positive. which a first pessimistic block-based analysis is performed 25 An RNC timing analysis method will produce a larger (or including all the noise-induced delta delays. The more less negative) slack for each timing constraint, expensive path-based analysis or multiple propagation to an analysis that includes all delta delays for each path. If block-based analysis is then performed only for those paths, the RNC analysis is used in a variable deta block-based analysis is then performed only for those paths, which failed, i.e., have a negative slack, in the initial pessimistic analysis. The slack improvement between the 30 pessimistic analysis and the subsequent path-based or mul-<br>tiple propagation block-based analysis may be referred to as<br>endpoints to which CPPR must be applied. On the other tiple propagation block-based analysis may be referred to as endpoints to which CPPR must be applied. On the other a "random nets credit" (RNC). However, because a given hand, if application of a computationally intensive a "random nets credit" (RNC). However, because a given hand, if application of a computationally intensive exact path may have many more delta delays than, e.g., the N and method of path-based analysis is contemplated, the M values chosen for the number of delta delays to include 35 larger lower bound provided by the RNC for each path, the initial pessimistic analysis used in this mumber of paths that may be analyzed. variable detail analysis may be very pessimistic, unneces-<br>An upper bound of the delta delay of nets subject to<br>sarily requiring the more expensive path-based or multiple<br>andom noise may also be calculated based on the fol propagation block-based analysis of a large number of paths assumptions and reasoning. Using an RNC (N, M) method, that are actually not failing. The term RNC will hereafter 40 if one assumes that all of the delta delays o refer to any static timing analysis method that includes in the subject to random noise in a single timing path of the IC delay of each path a subset of the delay sfor the nets were the same, e.g., dD, the total or maximum delay of each path a subset of the delta delays for the nets were the same, e.g., dD, the total or maximum path delta<br>in the path, and an RNC (N, M) method will mean an delay attributed to all of the nets subject to random analysis that includes the N largest and root sum square  $(RSS)$  of the next largest M delta delays for each path. (RSS) of the next largest M delta delays for each path.<br>In general, an initial noise-free static timing analysis of an

In general, an initial noise-free static timing analysis of an  $\frac{\text{max path_dD=dDx(N+sqrt(M))}}{\text{Logupanty}}$ . The static timing paths and nets with consequently, any timing path with nets subject to ranpositive noise-free slack. In a subs positive noise-free slack. In a subsequent noise analysis, dom noise, where the slack is greater that the value of each of these timing paths of the IC design may contain a max\_path\_dD would pass the timing analysis and no each of these timing paths of the IC design may contain a max\_path\_dD would pass the timing analysis and no further number of aggressors and victim nets, where the delta delays 50 analysis would be needed. to be included in the analysis, e.g., the largest N delta delays It follows that all nets subject to random noise would pass, and the RSS of the next largest M delta delays, caused by if for every net(X): aggressors' acti determined by ideals on viewin hete, may be combined along<br>the timing path to yield a single combined delta delay for the<br>path. Thus, the single combined delta delay may be viewed 55 where slack(X) is the slack determined

in a static timing analysis, e.g., refined delta delay calcula-<br>tions and path-based analysis. For example, IBM® Statis- 60 larger than that of the upper bound, dD(X) described above. tical Analysis Tools including: ETCoupling; EinSI; and Each of these nets X, i.e., those having a delta delay larger<br>EinsNoise, available from IBM Corporation, Armonk, N.Y., than that of the calculated upper bound, may app capacitor by using K factors, while PDQ, a more computa- 65 tionally intensive model, used by EinSI and EinsNoise, may tionally intensive model, used by EinSI and EinsNoise, may computationally intensive path-based analyses need only be more accurately model the coupling capacitor. In general, performed for the paths including the fan-in c

6

may produce "non-random" delta delays in the timing path.<br>Such "non-random" delta delays are inappropriate for the

determined. of the application of the RNC method to timing paths<br>Because each net will, in general, be part of many timing<br>paths including nets subject to random noise may also assume that<br>paths, an analysis considering on

relatively pessimistic analysis before some other more expensive analysis, e.g., CPPR, the resulting reduction in the method of path-based analysis is contemplated, then the larger lower bound provided by the RNC method reduces the

delay attributed to all of the nets subject to random noise in the single path would be:

tion of aggressors in the timing path. bound for the delta delay,  $dD(X)$ , of the net(X). Thus, an There exist a variety of means for calculating delta delays RNC (N, M) method of timing analysis needs only to be RNC (N, M) method of timing analysis needs only to be used for paths containing at least one net having delta delays

> cones of nets connected to the net $(X)$ , which has a delta delay larger than the upper bound dD $(X)$ . Thus, a more performed for the paths including the fan-in cones and

As described above, the timing paths impacted by noise where may include: nets associated with "non-random" delta 5 delays produced by "always included" aggressors known to  $\text{edD}(X) = \text{dD}(X) - \text{slack}(X)/(N + \text{sqrt}(M))$ .<br>switch often or likely to switch logic levels when overlap-<br>One may use the excess delta delay, edD, of each net in switch often or likely to switch logic levels when overlapping with a victim's switching times, and nets associated ping with a victim's switching times, and nets associated a path to calculate the lower bounds of path slacks that with "random" delta delays produced by aggressors' actions would be produced by a complete RNC (N,M) method that are random with respect to the victim's switching times. 10 all paths through the net by: The delta delays for the "always included" nets are included in the initial "noise-free" timing analysis used to determine path slack > -sum of edDs along a path; and the dD(X) bounds.

FIG. 1 illustrates an exemplary method 100 of performing path slack >  $(N+sqrt(M))$  xmax ed along path of a static timing analysis, using a random nets credit (RNC) 15<br>method and a more computationally intensive timing analy-<br>Both a max sum edDs along a path and a max edD along is method, including: specifying a random nets credit a path of edDs may be found by a simple block-based (RNC) statistic for a number of nets subject to a coupled transversal. Nets for which this lower bound path slack is (RNC) statistic for a number of nets subject to a coupled transversal. Nets for which this lower bound path slack is random noise in a static timing analysis of an integrated non-negative are guaranteed not to contribute t circuit (IC) 110; performing an initial noise-free static 20 timing constraints in a full RNC timing analysis, and may timing analysis of the integrated circuit design that include therefore be omitted from the portion of only delta delays for "always included", e.g., clock and data to a full RNC analysis in a variable detailed timing analysis<br>bus, nets 120; calculating an upper bound for a delta delay approach.<br>of each of the number of net fan-in cones and fan-out cones of nets, connected to each of sis method, including: specifying a random nets credit the number of nets that exceeds the upper bound 150; and (RNC) statistic for a number of nets subject to a performing a higher accuracy timing analysis, based on a random noise in a static timing analysis of an integrated physical design, for all of the nets that are marked  $160$ . 30 circuit (IC)  $210$ ; calculating a delta delay for each of the

comprise a maximum fraction of each net slack that creates a slack of the net and the RNC statistic 220; performing a an upper bound on the delta delay for each net that, if not timing analysis of each net subject to a non an upper bound on the delta delay for each net that, if not timing analysis of each net subject to a non-random noise to exceeded by the delta delay of each net in the timing path, yield a delta delay 230; calculating an e ensures that the timing path meets its timing constraint. In 35 edD, for each of said number of nets based on said calculated<br>the exemplary method, above, the RNC statistic may com-<br>delta delay, said slack of each said net the exemplary method, above, the RNC statistic may com-<br>prise an RNC (N,M) statistic with the value N+sqrt(M), and statistic 240; propagating a value of one of: a sum of edDs prise an RNC (N,M) statistic with the value N+sqrt(M), and statistic 240; propagating a value of one of: a sum of edDs the calculation of the upper bound for the delta delay of each along each path and a maximum edD along the calculation of the upper bound for the delta delay of each along each path and a maximum edD along each path 250;<br>of the number of nets may comprise dividing a correspond-<br>computing a maximum path delta delay at each o of the number of nets may comprise dividing a correspond-<br>ing slack of each of the number of nets determined from a 40 number of nets based on said propagated value 260;<br>and ing slack of each of the number of nets determined from a 40 number of nets based on said propagated value 260; and noise-free timing analysis by the RNC (N, M) statistic. calculating a lower bound slack for each of said n

In the exemplary method, above, the fan-in cones may nets based on a difference between said slack of each said comprise all predecessor nets in a path from a source to each number of nets and said maximum path delta delay one of the number of nets with a delta delay that exceeds the In the exemplary method, above, the RNC statistic may<br>upper bound, and the fan-out cones may comprise all 45 comprise a sum of a credit statistic based on the N upper bound, and the fan-out cones may comprise all 45 successor nets in a path from each one of the number of nets with a delta delay that exceeds the upper bound to a sink. In the exemplary method, above, performance of the higher accuracy timing analysis for all nets that are marked may and on how many of the M nets can switch at the same time,<br>include any of: refined delta delay calculations and path- 50 to define an RNC (N, M) statistic. In the e method, above, may further include performing a timing based on a slack for each of the number of nets divided by analysis based on a physical design of each net subject to a the RNC (N, M) statistic. In the exemplary meth non-random noise in the IC, to produce a delta delay. The the excess delta delay, edD, for each single net(X) may equal exemplary method, immediately above, may further include 55 dD(X)-slack(X)/(N+sqrt(M)), where dD(X) e using calculations of the upper bound for each delta delay of delay of net $(X)$ , slack $(X)$  equals a slack of net $(X)$  from a each of the number of nets subject to the coupled random noise-free timing analysis including delt noise, the delta delay of each net subject to the non-random "always included" nets, and (N+sqrt(M)) equals the RNC noise, and the more accurate delta delay for all the nets that (N, M) statistic. In the exemplary method, are marked, to adjust the initial IC design, to close timing, 60 and to generate a final IC design.

Except for the most critical path of nets subject to noise defined by, sum\_edD(X)=sum\_fwd\_edD(X)+sum\_bck\_edD in an IC design, the amount of slack may vary in the different (X)–edD(X), where a combination of forward and ba in an IC design, the amount of slack may vary in the different  $(X)$ -edD $(X)$ , where a combination of forward and backward nets along a path. The amount of delta delay that may be propagation of the sums of edDs occurs alon nets along a path. The amount of delta delay that may be propagation of the sums of edDs occurs along each path, and tolerated without exceeding what may be allocated to a 65 max\_edD(X)=max(max\_fwd-edD(X), max\_bck\_edD(X)) single net in a path varies with the slack of the path, as where a combination of forward and backward propagation determined by a noise-free timing analysis that includes of the maximum edD occurs along each path, respect

fan-out cones of nets connected to the net  $(X)$ , i.e., those delta delays only for the "always included" nets. The amount cones of nets approaching net  $(X)$  and going forward from of delta delay above the allocated delta cones of nets approaching net(X) and going forward from of delta delay above the allocated delta delay to a single net net(X), respectively.

would be produced by a complete RNC (N,M) method for

non-negative are guaranteed not to contribute to any failed timing constraints in a full RNC timing analysis, and may

method and a more computationally intensive timing analy-In the exemplary method, above, the RNC statistic may number of nets subject to the coupled random noise based on comprise a maximum fraction of each net slack that creates a slack of the net and the RNC statistic 220; per ise-free timing analysis by the RNC (N, M) statistic. calculating a lower bound slack for each of said number of In the exemplary method, above, the fan-in cones may nets based on a difference between said slack of each sa

> delta delays of N nets and on how many of the N nets can switch at the same time, and of a root sum square of a credit statistic based on the M next largest delta delays of M nets noise-free timing analysis including delta delays only for (N, M) statistic. In the exemplary method, above, the propagating of the value of one of: the sum of edDs along each path and the maximum edD along each path may be

maximum path delta delay at each net $(X)$  may be based on credit  $(RNC)$  method to analyze a number of nets subject to the propagated value comprising a smallest value of: max a coupled random noise within the IC. The system path\_dD(X)=max(slack,0)+max\_edD(X)×(N+sqrt(M)); and comprise a computer system comprising a memory 310, e.g., max\_path\_dD(X)=max(slack,0)+sum\_edD(X). The exem- 5 at least one computer readable storage medium, such as a pl plary method, above, may further comprise using calcula-<br>tions of the lower bound slack for each net to adjust the store an IC design 312, a standard cell library 314 containing tions of the lower bound slack for each net to adjust the store an IC design 312, a standard cell library 314 containing initial IC design, to close timing, and to generate a final IC information on both active and passive

The propagation of either the sum of edDs along each path 10 or the maximum edD along each path may be both forward or the maximum edD along each path may be both forward processor 330 in communication with the memory 310. For and backward, to see the worst sum of upstream and example, the system 300 may comprise a single specialized downstream information. The forward propagation of the processor 320 that in performing a static timing analysis of

by, of the maximum edD along each path may be represented

 $sum_fwd\_edD(X)=edD(X)+max(sum_fwd\_edD (all  
predecessors(X))),$ 

region to a higher slack region. It follows that the higher Computer readable program instructions described herein slack region may accommodate more noise, i.e., a greater can be downloaded to respective computing/process slack region may accommodate more noise, i.e., a greater can be downloaded to respective computing/processing delta delay, without failing. That is, the higher slack region devices from a computer readable storage medium o delta delay, without failing. That is, the higher slack region devices from a computer readable storage medium or to an may absorb some of the excess delta delay propagated from external computer or external storage device may absorb some of the excess delta delay propagated from external computer or external storage device via a network,<br>the lower slack region. Following this scenario, when propa-55 for example, the Internet, a local area n gating an excess delta delay, edD, from a node or edge with network and/or a wireless network. The network may com-<br>slack, S1, to a node or edge with slack, S2, one may adjust prise copper transmission cables, optical tran the edD value to be consistent with S2. One may translate wireless transmission, routers, firewalls, switches, gateway the max\_path\_dD(X) on the node or edge with slack S1 to computers and/or edge servers. A network adapte the max\_path\_dD(X) on the node or edge with slack S1 to computers and/or edge servers. A network adapter card or a worst slack, wS1. The difference between the worst slack, 60 network interface in each computing/processing a worst slack, wS1. The difference between the worst slack, 60 network interface in each computing/processing device wS1, for the source node or edge and the original slack, S2, receives computer readable program instructi wS1, for the source node or edge and the original slack, S2, receives computer readable program instructions from the for the destination node or edge may be determined. Thus, network and forwards the computer readable pro the slack difference may be converted to an equivalent instructions for storage in a computer readable storage maximum and/or sum path dD relative to S2.<br>A representative hardware environment for practicing the 65 Computer

embodiments of the invention is depicted in FIG. 3. More operations of the present invention may be assembler particularly, the system 300 may perform a static timing instructions, instruction-set-architecture (ISA) instru

10

In the exemplary method, above, the computing of the analysis of an integrated circuit ( $IC$ ) using a random nets maximum path delta delay at each net( $X$ ) may be based on credit ( $RNC$ ) method to analyze a number of nets s design. The propagation of either the sum of edDs along each path 10 data. The system 300 may also comprise at least one example, the system 300 may comprise a single specialized maximum edD along each path may be represented by, an IC may perform multiple application programs compris-<br>15 ing instructions and data. Alternatively, the system 300 may  $\frac{\text{max\_fwd\_edD(X)}=\text{max}(\text{d}D(X), \text{max\_fwd\_edD(all)}{\text{complex}}$  omprise, for example, multiple specialized processors 322-<br>28 that perform timing slacks generation 322, random nets

and the backward propagation of the maximum edD along<br>each path may be represented by,<br>each path may be represented by,<br>and path-based analyses 328.<br>The present invention may be a system, a method, and/or<br>successors(X)).<br>

a computer program product. The computer program prod-While the combined forward and backward propagation uct may include a computer readable storage medium (or the maximum edD along each nath may be represented media) having computer readable program instructions thereon for causing a processor to carry out aspects of the

 $max_{(X))}$  max\_edD(X)=max(max\_fwd-edD(X), max\_bck\_edD<br>  $(0, x)$ .<br>
The computer readable storage medium can be a tangible<br>
device that can retain and store instructions for use by an<br>
instruction execution device. The compute path may be represented by,<br>
The forward propagation execution device . The sum for the sum for the sum for the computer readable storage device and  $\frac{30}{20}$  electronic storage device, and magnetic storage device, and predecessors (  $x$  ) optical storage device, an electromagnetic storage device, a semiconductor storage device, or any suitable combination and the backward propagation of the sums of edDs along<br>each path may be represented by,<br>each path may be represented by,<br>sum\_bck\_edD(X)+max(sum\_bck\_edD(all<br>35 the following: a portable computer diskette, a hard disk, a  $\text{Lock\_edD}(X) = \text{edD}(X) + \max(\text{sum\_bck\_edD}(\text{all} \text{sum}) \cdot \text{ad}(\text{sum\_bck\_edD}(\text{all} \text{sum}) \cdot \text{ad}(\text{sum\_bck\_edD}(\text{all} \text{sum}))$ random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory While the combined forward and backward propagation of (ROM), an erasable programmable read-only memory<br>the sums of edDs along each nath may be represented by (EPROM or Flash memory), a static random access memory the sums of edDs along each path may be represented by,<br>  $(SRAM)$ , a portable compact disc read-only memory (CD-<br>  $\frac{SRAM}{}$  a portable compact disc read-only memory (CD-<br>  $\frac{SRAM}{}$  a digital versatile disk (DVD) a memory sti sum\_edD(X)=sum\_fwd\_edD(X)+sum\_bck\_edD(X)-<br>  $\text{d}$  a (ROM), a digital versatile disk (DVD), a memory stick, a<br>
deD(X).<br>
The maximum path delta delay computation may use cards or raised structures in a groove having instru The maximum path delta delay computation may use cards or raised structures in a groove having instructions either the propagated max $_e$ edD(X) value or the propagated recorded thereon, and any suitable combination of the either the propagated max $_e$ edD(X) value or the propagated recorded thereon, and any suitable combination of the fore-<br>going. A computer readable storage medium, as used herein,  $\max_{\text{path\_dD(X)}=\max(\text{slack},$  0)+ $\max_{\text{edD(X)}\times(N+45)}$  is not to be construed as being transitory signals per se, such as radio waves or other freely propagating electromagnetic  $\text{rt}(\text{M})$ , or as radio waves or other freely propagating electromagnetic<br>max path dD(X)=max(slack, 0)+sum edD(X), as both waves, electromagnetic waves propagating through a wavemax\_path\_dD(X)=max(slack, 0)+sum\_edD(X), as both waves, electromagnetic waves propagating through a wave-<br>computations are bounds, where the smallest computed guide or other transmission media (e.g., light pulses passing guide or other transmission media (e.g., light pulses passing value may be used.<br>One may consider traversing a path from a lower slack 50 through a wire.

instructions, instruction-set-architecture (ISA) instructions,

microcode, firmware instructions, state-setting data, or functions noted in the block may occur out of the order noted either source code or object code written in any combination in the figures. For example, two blocks sh of one or more programming languages, including an object may, in fact, be executed substantially concurrently, or the oriented programming language such as Smalltalk, C++ or 5 blocks may sometimes be executed in the rever the like, and conventional procedural programming lan-<br>guages, such as the "C" programming language or similar noted that each block of the block diagrams and/or flowchart guages, such as the "C" programming language or similar noted that each block of the block diagrams and/or flowchart<br>programming languages. The computer readable program illustration, and combinations of blocks in the bloc programming languages. The computer readable program instructions may execute entirely on the user's computer, grams and/or flowchart illustration, can be implemented by partly on the user's computer, as a stand-alone software 10 special purpose hardware-based systems that p package, partly on the user's computer and partly on a specified functions or acts or carry out combinations remote computer or entirely on the remote computer or special purpose hardware and computer instructions. server. In the latter scenario, the remote computer may be<br>connected to the user's computer through any type of ing particular embodiments only and is not intended to be connected to the user's computer through any type of ing particular embodiments only and is not intended to be<br>network, including a local area network (LAN) or a wide 15 limiting of this disclosure. As used herein, the sin network, including a local area network (LAN) or a wide 15 area network (WAN), or the connection may be made to an area network (WAN), or the connection may be made to an "a", "an" and "the" are intended to include the plural forms external computer (for example, through the Internet using as well, unless the context clearly indicates external computer (for example, through the Internet using as well, unless the context clearly indicates otherwise. It will an Internet Service Provider). In some embodiments, elec- be further understood that the terms "co tronic circuitry including, for example, programmable logic "comprising," when used in this specification, specify the circuitry. field-programmable gate arrays (FPGA), or pro- 20 presence of stated features, integers, ste circuitry, field-programmable gate arrays (FPGA), or pro- 20 grammable logic arrays (PLA) may execute the computer readable program instructions by utilizing state information or addition of one or more other features, integers, steps, of the computer readable program instructions to personalize operations, elements, components, and/or

Aspects of the present invention are described herein with illustration, but are not intended to be exhaustive or limited reference to flowchart illustrations and/or block diagrams of to the embodiments disclosed. Many mod reference to flowchart illustrations and/or block diagrams of to the embodiments disclosed. Many modifications and methods, apparatus (systems), and computer program prod-variations will be apparent to those of ordinary sk methods, apparatus (systems), and computer program prod-<br>ucts according to embodiments of the invention. It will be art without departing from the scope and spirit of the understood that each block of the flowchart illustrations 30 and/or block diagrams, and combinations of blocks in the and/or block diagrams, and combinations of blocks in the chosen to best explain the principles of the embodiments, the flowchart illustrations and/or block diagrams, can be imple-<br>flowchart illustrations and/or block diagr

provided to a general purpose computer, 35 or a general purpose computer, 35 disclosed herein . Special purpose in the what is claimed is:<br>
instructions, which execute via the processor of the com-<br>
1. A method, comprising instructions, which execute via the processor of the com-<br>
puter or other programmable data processing apparatus, specifying a random nets credit (RNC) statistic for a puter or other programmable data processing apparatus, specifying a random nets credit (RNC) statistic for a create means for implementing the functions/acts specified 40 mumber of nets subject to a coupled random noise in create means for implementing the functions/acts specified 40 number of nets subject to a coupled random noise in a<br>in the flowchart and/or block diagram block or blocks. These static timing analysis of an initial integrat in the flowchart and/or block diagram block or blocks. These static time-<br>computer readable program instructions may also be stored design: computer readable program instructions may also be stored in a computer readable storage medium that can direct a computer, a programmable data processing apparatus, and  $/$  non-random noise to yield a delta delay of said inte-<br>or other devices to function in a particular manner, such that 45 grate circuit design; or other devices to function in a particular manner, such that 45 grate circuit design;<br>the computer readable storage medium having instructions calculating an upper bound for a delta delay of each of the computer readable storage medium having instructions calculating an upper bound for a delta delay of stored therein comprises an article of manufacture including said number of nets using said RNC statistic; stored therein comprises an article of manufacture including said number of nets using said RNC statistic;<br>instructions which implement aspects of the function/act identifying each of said number of nets with a delta delay specified in the flowchart and/or block diagram block or blocks.

The computer readable program instructions may also be cones of nets, connected to each of said number of nets delay.<br>And the same of nets of nets and the said delta delay: loaded onto a computer, other programmable data process-<br>
ing apparatus, or other device to cause a series of operational performing a higher accuracy timing analysis, including ing apparatus, or other device to cause a series of operational performing a higher accuracy timing analysis, including steps to be performed on the computer, other programmable any of: refined delta delay calculations and steps to be performed on the computer, other programmable any of: refined delta delay calculations and path-based apparatus or other device to produce a computer imple-  $55$  analyses based on a physical design, for said al apparatus or other device to produce a computer imple-  $55$  analyses based on a physical design mented process, such that the instructions which execute on that are identified; and the computer, other programmable apparatus, or other closing said static timing analysis using calculations of device implement the functions/acts specified in the flow-<br>
the upper bound for each delta delay of each of the<br>
number of nets subject to the coupled random noise, the

the architecture, functionality, and operation of possible and said higher accuracy timing for all the nets that are implementations of systems, methods, and computer pro-<br>identified, to generate a final IC design. gram products according to various embodiments of the 2. The method of claim 1, said RNC nets statistic compresent invention. In this regard, each block in the flowchart prising a sum of a credit statistic based on the N l or block diagrams may represent a module, segment, or 65 portion of instructions, which comprises one or more portion of instructions, which comprises one or more at the same time, and of a root sum square of a credit statistic executable instructions for implementing the specified logi-<br>based on the M next largest delta delays of

machine instructions, machine dependent instructions, cal function( $s$ ). In some alternative implementations, the microcode, firmware instructions, state-setting data, or functions noted in the block may occur out of the in the figures. For example, two blocks shown in succession

ments, and/or components, but do not preclude the presence

exent invention.<br>Aspects of the present invention are described herein with illustration, but are not intended to be exhaustive or limited art without departing from the scope and spirit of the described embodiments. The terminology used herein was flowchart illustrations and/or block diagrams, can be imple-<br>mented by computer readable program instructions.<br>mediagrams in the marketplace, or to enable others of ented by computer readable program instructions. These computer readable program instructions may be ordinary skill in the art to understand the embodiments These computer readable program instructions may be ordinary skill in the art to understand the embodiments provided to a processor of a general purpose computer, 35 disclosed herein.

- 
- performing a static timing analysis of each net subject to
- 
- that exceeds said upper bound;
- identifying all nets including fan-in cones and fan-out cones of nets, connected to each of said number of nets
- 
- art and/or block diagram block or blocks.<br>The flowchart and block diagrams in the Figures illustrate 60 delta delay of each net subject to the non-random noise,

prising a sum of a credit statistic based on the N largest delta delays of N nets and on how many of said N nets can switch based on the M next largest delta delays of M nets and on

how many of said M nets can switch at the same time, to max\_edD(X)=max(max\_fwd-edD(X), max\_bck\_edD define an RNC (N, M) statistic. (X)), where a combination of forward and backward

3. The method of claim 2, said calculating of said upper propagation of the match of the maximum education of the match and  $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$ bound for said delta delay of each of said number of nets<br>  $\frac{\text{path, and}}{\text{sum\_edD(X)=sum\_fwd\_edD(X)+sum\_bck\_edD(X)=edD(X)}}$ comprising dividing a corresponding slack of said each of  $\frac{\text{sum\_eul}(X) - \text{sum\_i}(\text{sum\_i})(X) + \text{sum\_i}(\text{sum\_i})(X) - \text{error}}{X}$ , where a combination of forward and backward

4. The method of claim 1, said KNC (N, M) statistic.<br>
4. The method of claim 1, said fan-in cones comprising all<br>
predecessor nets in a path from a source to each one of said<br>
number of nets with a delta delay that exceed number of nets with a delta delay that exceeds said upper maximum path delta delay at each said net  $(X)$  being based bound, and said fan-out cones comprising all successor nets  $\frac{10}{10}$  on said propagated value compris in a path from said each one of said number of nets with a max \_ path \_ dl delay that exceeds said upper bound to a sink. (M)); and delta delay that exceeds said upper bound to a sink. (M)); and<br>5. The method of claim 1 further comprising, computing max\_path\_dD(X)=max(slack, 0)+sum\_edD(X).

a delta delay for each net subject to a non-random noise in  $\frac{12}{15}$ . A system, comprising said IC design. same design.<br>id IC design.<br>**6.** A method comprising:<br>**6.** A method comprising:<br>**6.** A method comprising:

- specifying a random nets credit (RNC) statistic for a<br>specify a random nets credit (RNC) statistic for a<br>specify a random nets credit (RNC) statistic for a number of nets subject to a coupled random noise in a specify a random nets credit (RNC) statistic for a specify a random nets credit (RNC) statistic for a specify a random consequence of nets subject to a coupled random n static timing analysis of an initial integrated circuit (IC)  $_{20}$ design;<br>design;<br>design;<br>design ; a static timing analysis of said IC design;<br>perform a static timing analysis of each net subject to
- non-random noise to yield a delta delay of said inte-<br>design:<br>design: grate circuit design;<br>laylating a dalta delay for each of said number of nate such as calculate an upper bound for a delta delay of each of
- subject to said coupled random noise based on a slack  $\frac{1}{\text{statistic}}$ of said net and said RNC statistic;<br>laylating on average delta delay adD, for each of said identify each of said number of nets with a delta delay
- calculating an excess delta delay, edD, for each of said including an excess delta delay, edD, for each of said including that exceeds said upper bound; number of nets based on said calculated delta delay,<br>
identify all nets including fan-in cones and fan-out<br>
identify all nets including fan-in cones and fan-out 30
- propagating a value of one of: a sum of edDs along each of the cones of hets, connected to each of said number of propagating a value of one of: a sum of edDs along each  $\frac{1}{n}$  nets that exceeds said upper bound for sai path and a maximum edD along each path; nets that exercise in a mexical upper bound for said upp
- computing a maximum path delta delay value at each net based on said propagated value;
- difference between said slack of each said net and said<br>all nets that are identified; and<br>all nets that are identified; and maximum path delta delay; and<br>
exing said static timing analysis using calculations of and static timing analysis using calculations of
- closing said static timing analysis using the delta delay of close said static timing analysis using calculations of the upper bound for each delta delay of each of the each net subject to the non-random noise, and the the upper bound for each delta delta delta of the upper bound for each of the upper bound for each of the upper bound for each of the upper bound for the upper of the upper calculations of a lower bound slack for each net based  $\frac{40}{40}$  humoer of nets subject to the coupled random noise, on said difference between said slack of each said net the delta delay of each net subject to the non-random<br>noise, and said higher accuracy timing for all the nets and said maximum path delta delay, to generate a final IC design.

a sum of a credit statistic based on the N largest delta delays  $\frac{a}{5}$  sum of a credit statistic based on the N largest delta delays a sum of a credit statistic based on the N largest delta delays of N nets and on how many of said N nets can switch at the of N nets and on how many of said N nets can switch at the same time, and of a root sum square of a credit statistic based same time, and of a root sum square of a credit statistic based same time, and of a root sum square of a credit statistic based on the M next largest delta delays of M nets and on how on the M next largest delta delays of M nets and on how on the M next largest delta delays of M nets and on how<br>many of said M nets can switch at the same time, to define many of said M nets can switch at the same time, to define an RNC  $(N, M)$  statistic.

number of nets being based on a slack for each said number<br>of nets divided by said PNC (N, M) statistics<br>comprising dividing a corresponding slack of said each of

2. The method of claim 0, state exess dent delay, eds., i.e., 15. The system of claim 12, said fan-in cones comprising<br>each single net(X) equaling dD(X) -slack(X)/(N+sqrt(M)), 55 all predecessor nets in a path from a sour where dD(X) equals a delta delay of net(X), slack(X) equals  $\frac{35}{10}$  and predecessor nets in a path from a source to each one of a said number of nets with a delta delay that exceeds said a slack of net $(X)$ , and  $(N+sqrt(M))$  equals said RNC  $(N, M)$ statistic.

10. The method of claim 9, said propagating said value of sor nets in a path from said each one of said number of nets one of said sum of edDs along each path and said maximum with a delta delay that exceeds said upper bou one of : said sum of edDs along each path and said maximum with a delta delay that exceeds said upper bound to a sink . ed along each path being defined by , respectively , \*

- $(X)$ ), where a combination of forward and backward propagation of the maximum edD occurs along each
- 

- on said propagated value comprising a smallest value of:<br> $max\_path\_dD(X) = max(sack, 0) + max\_edD(X) \times (N + sqrt)$ 
	-
	-
	-
	- at least one processor that performs computer readable instructions to:
		-
- performing a static timing analysis of each net subject to perform a static timing analysis of each net subject to<br>non-random noise to yield a delta delay of said IC
- calculating a delta delay for each of said number of nets  $\frac{25}{25}$  calculate an upper bound for a delta delay of each of each of said number of nets by a calculation using said RNC
	-
	- said slack of each said net, and said RNC statistic;<br>expecting a value of one of a sum of adDs along ones b cones of nets, connected to each of said number of
- perform a higher accuracy timing analysis, including<br>any of: refined delta delay calculations and pathcalculating a lower bound slack for each net based on a  $\frac{35}{35}$  any 01: refined delta delay calculations and path-<br>difference between said slack of each said net and said
	- that are identified, to generate a final IC design.<br>13. The system of claim 12, said RNC statistic comprising

7. The method of claim 6, said RNC statistic comprising a sum of a credit statistic based on the N largest delta delays

RNC (N, M) statistic.<br> **A** The method of claim 13, calculation of said upper<br>  $\frac{1}{2}$  when extended being heard on a clock for each osid number<br>  $\frac{1}{2}$  bound for said delta delay of each of said number of nets of nets divided by said RNC (N, M) statistic.<br>
9. The method of claim 6, said excess delta delay, edD, for said number of nets by said RNC (N, M) statistic.

upper bound, and said fan-out cones comprising all successor nets in a path from said each one of said number of nets