

### (54) METHOD OF FORMING A SEMICONDUCTOR STRUCTURE

- (71) Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY,<br>LTD., Hsinchu (TW)
- (72) Inventors: Kuo-Chi Tu, Hsinchu (TW); <br>
Chih-Yang Chang, Yuanlin Township U.S. PATENT DOCUMENTS (TW); Hsia-Wei Chen, Taipei (TW); Yu-Wen Liao, New Taipei (TW); Chin-Chieh Yang, New Taipei (TW); Wen-Ting Chu, Kaohsiung (TW)
- (73) Assignee: Taiwan Semiconductor<br>Manufacturing Company, Hsin-Chu  $(TW)$
- $(*)$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 <br>
U.S.C. 154(b) by 0 days. Wong H.S. Philip et al. "Metal-Oxide RRAM"
- $(21)$  Appl. No.: 14/844,207
- (22) Filed: Sep. 3, 2015

### (65) Prior Publication Data

US 2015/0380644 A1 Dec. 31, 2015

## Related U.S. Application Data

- Continuation of application No. 13/722,466, filed on (63) Continuation of application No. 13/722,<br>Dec. 20, 2012, now Pat. No. 9,130,162.
- 



(52) U.S. Cl.<br>CPC ...... H01L 45/1253 (2013.01); H01L 27/2436  $(2013.01);$  H01L 27/2463 (2013.01); (Continued)

# (12) **United States Patent** (10) Patent No.: **US 9,818,938 B2**<br>Tu et al. (45) Date of Patent: Nov. 14, 2017  $(45)$  Date of Patent: Nov. 14, 2017

( 58 ) Field of Classification Search CPC . . . . . . . . . . . . . . . HO1L 45 / 146 ; HOIL 45 / 1675 ; HOLL 45/1253; H01L 45/144; H01L 45/1616; H01L 45/1608

See application file for complete search history.

### ( 56 ) References Cited



### FOREIGN PATENT DOCUMENTS



Wong, H.-S. Philip, et al., "Metal-Oxide RRAM", vol. 100, No. 6, Jun. 2012, Proceedings of the IEEE, pp. 1951-1970.

(Continued)

Primary Examiner - Marc Armand

 $\Lambda$ ssistant Examiner - Quinton Brasfield

(74) Attorney, Agent, or  $Firm$  – Haynes and Boone, LLP

### ( 57 ) ABSTRACT

A method of forming a semiconductor structure includes depositing a first electrode material over a conductive struc ture and a dielectric layer, patterning the first electrode material to form a first electrode contacting the conductive structure, depositing a resistance variable layer over the first electrode and the dielectric layer, depositing a second electrode material over the resistance variable layer, and etching a portion of the second electrode material and the resistance variable layer to form a second electrode over a remaining portion of the resistance variable layer.

### 20 Claims, 7 Drawing Sheets



(52) U.S. Cl.<br>CPC .............  $H01L$  45/08 (2013.01);  $H01L$  45/124 (2013.01); **HOIL 45/1233** (2013.01); **HOIL** 45/14 (2013.01); H01L 45/146 (2013.01); H01L 45/1608 (2013.01); H01L 45/1675  $(2013.01)$ 

# U.S. PATENT DOCUMENTS





### OTHER PUBLICATIONS

Chien, W. C., et al., "Multi-Layer Sidewall WOx Resistive Memory<br>Suitable for 3D ReRAM", 2012 Symposium on VLSI Technology<br>Digest of Technical Papers, pp. 153-154.<br>Office Action dated Jun. 11, 2015 from corresponding appli

No. TW 102145070.

\* cited by examiner



FIG. 1



FIG. 2A



FIG. 2B



FIG. 2C



FIG. 2D







FIG. 2F





FIG. 2H





# METHOD OF FORMING A DETAILED DESCRIPTION SEMICONDUCTOR STRUCTURE

cation Ser. No. 13/722,466, filed Dec. 20, 2012, which is contexts. The specific embodiments discussed are mere<br>incorporated herein by reference in its entirety.<br>illustrative and do not limit the scope of the disclosure.

In integrated circuit (IC) devices, resistive random access<br>memory (RRAM) is an emerging technology for next gen-<br>eration non-volatile memory devices. RRAM is a memory<br>emiconductor structure having a resistance variable<br>st structure including an array of RRAM cells each stores a bit<br>of data using resistance, rather than electronic charge. Par-<br>substrate. A plurality of semiconductor chip regions is of data using resistance, rather than electronic charge. Par-<br>integrals the plurality of semiconductor chip regions is<br>ticularly, each RRAM cell includes a resistance variable  $_{25}$  marked on the substrate by scribe line

advantages. RRAM has a simple cell structure and CMOS erally refers to a bulk substrate on which various layers and logic comparable processes which result in a reduction of 30 device structures are formed. In some embodim logic comparable processes which result in a reduction of 30 device structures are formed. In some embodiments, the the manufacturing complexity and cost in comparison with bulk substrate includes silicon or a compound sem the manufacturing complexity and cost in comparison with bulk substrate includes silicon or a compound semiconduc-<br>other non-volatile memory structures. Despite the attractive tor, such as GaAs, InP, Si/Ge, or SiC. Example other non-volatile memory structures. Despite the attractive tor, such as GaAs, InP, Si/Ge, or SiC. Examples of the layers<br>properties noted above, a number of challenges exist in include dielectric layers, doped layers, po connection with developing RRAM. Various techniques conductive layers. Examples of the device structures include directed at configurations and materials of these RRAMs 35 transistors, resistors, and/or capacitors, which m directed at configurations and materials of these RRAMs 35 transistors, resistors, and/or capacitors, which may be inter-<br>have been implemented to try and further improve device connected through an interconnect layer to a have been implemented to try and further improve device connected through performance.

the following detailed description and the accompanying figures. It is emphasized that, in accordance with the stanfigures. It is emphasized that, in accordance with the stan-<br>dard practice in the industry, various features are not drawn ing to various embodiments of the method 100 of FIG. 1.

FIG. 1 is a flowchart of a method of forming a semicon-<br>ductor simplified for a better understanding of the inventive con-<br>ductor structure having a resistance variable memory struc-<br>cepts of the present disclosure.

tor structures having a resistance variable memory structure at various stages of manufacture according to one or more

FIG. 2H is a cross-sectional view taken along line A-A' in the conductive structure and the dielectric layer.<br>G. 2G to show the semiconductor structure in operation Referring to FIG. 2A, which is a cross-sectional view of FIG. 2G to show the semiconductor structure in operation with filaments formed in the resistance variable layer

structure having the resistance variable memory structure in FIG. 2D (or 2E) according to at least one embodiment of this FIG. 2D (or 2E) according to at least one embodiment of this semiconductor structures 200 include a dielectric layer 201 disclosure.<br>
formed on a top surface of the substrate (not shown). In at

structure having the resistance variable memory structure in  $65$  FIG. 2D (or 2E) according to some embodiments of this FIG. 2D (or 2E) according to some embodiments of this silicon oxide, fluorinated silica glass (FSG), carbon doped disclosure.<br>silicon oxide, silicon nitride, silicon oxynitride, tetra-ethyl-

The making and using of illustrative embodiments are discussed in detail below. It should be appreciated, however, PRIORITY CLAIM discussed in detail below. It should be appreciated, however,<br>5 that the disclosure provides many applicable inventive con-<br>lication is a continuation of IIS appli-<br>cepts that can be embodied in a wide varie The present application is a continuation of U.S. appli-<br>tion Ser No. 13/722.466, filed Dec. 20, 2012, which is contexts. The specific embodiments discussed are merely

According to one or more embodiments of this disclosure,<br>10 a semiconductor structure includes a resistance variable TECHNICAL FIELD 10 a semiconductor structure includes a resistance variable memory structure.<br>memory structure. The resistance variable memory structure This disclosure relates generally to a semiconductor struc-<br>
re and more particularly to a resistance variable memory<br>
electrodes. By applying a specific voltage to each of the two ture and, more particularly, to a resistance variable memory<br>structure and method of forming a resistance variable<br>nemory structure.<br>nemory structure.<br> $\frac{15}{15}$  layer is altered. The low and high resistances are utilized BACKGROUND<br>
materials of the resistance variable layer but also on the<br>
choice of electrodes and interfacial properties of the elec-

ticularly, each RRAM cell includes a resistance variable 25 marked on the substrate by scribe lines between the chip layer, the resistance of which can be adjusted to represent legions. The substrate will go through a vari semiconductor structures. The term " substrate" herein generally refers to a bulk substrate on which various layers and

performance.<br>
PIG. 1 is a flowchart of a method 100 of forming a<br>
BRIEF DESCRIPTION OF THE DRAWINGS semiconductor structure having a resistance variable semiconductor structure having a resistance variable<br>40 memory structure according to at least one embodiment of memory structure according to at least one embodiment of Aspects of the present disclosure may be understood from this disclosure. FIGS. 2A to 2F are cross-sectional views of e following detailed description and the accompanying a semiconductor structure 200 having a resistance to scale. In fact, the dimensions of the various features may 45 Additional processes may be performed before, during, or<br>be arbitrarily increased or reduced for clarity of discussion. after the method 100 of FIG. 1. Vario be arbitrarily increased or reduced for clarity of discussion. after the method 100 of FIG. 1. Various figures have been FIG. 1 is a flowchart of a method of forming a semicon-<br>FIG. 1 is a flowchart of a method of forming

ture according to at least one embodiment of this disclosure. Referring now to FIG. 1, the flowchart of the method 100 FIGS. 2A to 2F are cross-sectional views of semiconduc- 50 begins with operation 101. In at least one e begins with operation 101. In at least one embodiment, a dielectric layer is formed over a substrate. At least one at various stages of manufacture according to one or more conductive structure is formed over the substrate and embodiments of the method of FIG. 1. abodiments of the method of FIG. 1.<br>
FIG. 2G is a planar view of the semiconductor structure structure has a portion exposed to a top surface of the structure has a portion exposed to a top surface of the dielectric layer. A first electrode material is deposited over having the resistance variable memory structure of FIG. 2F. 55 dielectric layer. A first electrode material is deposited FIG. 2H is a cross-sectional view taken along line A-A' in the conductive structure and the dielectri

with filaments formed in the resistance variable layer a portion of a semiconductor structure 200 having a resis-<br>according to one or more embodiments of this disclosure. tance variable memory structure after performing op tance variable memory structure after performing operation 101. The semiconductor structure 200 includes a substrate FIG. 3 is a cross-sectional view of a semiconductor  $60 \text{ } 101$ . The semiconductor structure 200 includes a substrate vacuum enterprise variable memory structure in (not shown). In the illustrated examples of FIGS. 2A-2F sclosure.<br>FIG. 4 is a cross-sectional view of a semiconductor least one embodiment, the dielectric layer 201 includes one least one embodiment, the dielectric layer 201 includes one or more dielectric layers. The dielectric layer 201 comprises silicon oxide, silicon nitride, silicon oxynitride, tetra-ethyl-

(Applied Materials of Santa Clara, Calif.), amorphous fluo-<br>
rinated carbon, low dielectric constant (low-k) dielectric<br>
various embodiments, the resistance variable laver 209 rinated carbon, low dielectric constant (low-k) dielectric various embodiments, the resistance variable layer 209 material, or combinations thereof. The deposition process 5 includes at least one of dielectric materials co material, or combinations thereof. The deposition process 5 includes at least one of dielectric materials comprising a<br>may include chemical vapor deposition (CVD), atomic layer bigh dielectric constant (high-k) dielectric

conductive structure 203 includes aluminum, aluminum interious include puise laser deposition (1 LD) of ALD, such<br>alloy, copper, copper alloy, titanium, titanium nitride, tan as ALD with a precursor containing zirconium an talum, tantalum nitride, tungsten, metal silicide, silicon or  $15$  In one example, the resistance variable layer 209 has a<br>combinations thereof. In the illustrated example of EIG  $24$  thickness in a range from about 10 an combinations thereof. In the illustrated example of FIG. 2A, thickness the componentiated example for a range from about  $\frac{1}{100}$  angstrom. the semiconductor structure 200 may be formed by lithog-<br>
raphy patterning and etching in the dielectric layer 201. A accord electrode material 211 is deposited over the raphy patterning and etching in the dielectric layer 201. A A second electrode material 211 is deposited over the metal layer of the conductive structure 203 is deposited over resistance variable layer 209. The second elec metal layer of the conductive structure 203 is deposited over resistance variable layer 209. The second electrode material the patterned dielectric layer 201 and subsequently pla- 20 211 may include suitable conductive mat

surfaces  $(203A \text{ and } 201A)$  of the conductive structure  $203$  25 and the dielectric layer 201. The first electrode material  $205$ and the dielectric layer 201. The first electrode material 205 electrode material 211 has a thickness in a range from about includes a conductive material having a proper work func-<br>30 angstrom to about 3000 angstrom. In s tion such that a high work function wall is built between the the first electrode material 205 and the second electrode first electrode material 205 and a resistance variable layer material 211 have a same composition. In subsequently formed. The first electrode material 205 may 30 ments, the first electrode material 205 and the second comprise Pt, AlCu, TiN, Au, Ti, Ta, TaN, TaN, W, WN, Cu electrode material 211 have different compositions comprise Pt, AlCu, TiN, Au, Ti, Ta, TaN, TaN, W, WN, Cu electrode material 211 have different compositions. Possible<br>or combinations thereof. Possible formation methods formation methods include electroless plating, sputte include electroless plating, sputtering, electro plating, PVD electro plating, PVD or ALD.<br>
or ALD. In some embodiments, the first electrode material Referring back to FIG. 1, the method 100 continues with<br> **205** is electr 205 is electrically connected to an underlying electrical 35 component, such as a transistor, through the conductive material and the resistance variable layer are etched to form structure 203.

is patterned to form a first electrode. The first electrode has 40

ing operation 102. A mask layer 207 having a feature is spacer includes a vertical portion 209A of a remaining<br>formed over the first electrode material 205 and also over the 45 resistance variable layer 209 over sidewall 2 formed over the first electrode material 205 and also over the 45 conductive structure 203. The feature is formed by a suitable process, including deposition, lithography patterning, and/or etching processes. An etching process is performed to remove the first electrode material 205 not underlying the second electrode 211E formed over the vertical portion feature of the mask layer 207. Then, a first electrode 205E 50 209B and the horizontal portion 209C of the remained is formed and contacts the conductive structure 203.

from the semiconductor structure 200 and a top surface portion 209B and the horizontal portion 209C of the resis-<br>205A of the first electrode 205E is exposed. Also, the first tance variable layer 209, and the second electr 205A of the first electrode 205E is exposed. Also, the first tance variable layer 209, and the second electrode 211E is electrode 205E has a sidewall surface 205B connected to the 55 formed. top surface 205A. The removing process of the mask layer In some examples, the semiconductor structure 200 fur-<br>207 may include a dry etching process, wet etching process, there includes a cap layer 213 optionally formed b

operation 103. In operation 103, a resistance variable layer  $60$  and a second electrode material are deposited over the top and a second electrode material are deposited over the top 209 and underlying the second electrode 211E as shown in surface and the sidewall surface of the first electrode. FIG. 2E. In some embodiments, the cap layer 213 i

FIG. 2C is a cross-sectional view of the semiconductor a conductive material that is capable of depriving oxygen structure 200 after performing operation 103. A resistance from the resistance variable layer 209 and thus ca variable layer 209 is deposited over the top surface 205A and 65 vacancy defects formed in the resistance variable layer 209.<br>the sidewall surface 205B of the first electrode 205E, and the The cap layer 213 comprises titan top surface 201A of the dielectric layer 201. The resistance

4

ortho-silicate (TEOS) oxide, phosphosilicate glass (PSG), variable layer 209 has a resistivity (or conductivity) capable<br>borophosphosilicate glass (BPSG), BLACK DIAMOND® of switching between a high resistance state and a l may include chemical vapor deposition (CVD), atomic layer<br>deposition (ALD), high density plasma CVD (HDPCVD) or<br>spinning on glass.<br>A conductive structure 203 is formed embedded in the<br>dielectric layer 201. In certain embod

the patterned dielectric layer 201 and subsequently pla- 20 211 may include suitable conductive material to electrically<br>narized to form the conductive structure 203. A top surface connect a subsequently formed resistance r with a top surface 201A the dielectric layer 201. electrical routing. The second electrode material 211 may<br>A first electrode material 205 is deposited over top comprise Pt, AlCu, TiN, Au, Ti, Ta, TaN, TaN, W, WN, Cu comprise Pt, AlCu, TiN, Au, Ti, Ta, TaN, TaN, W, WN, Cu or combinations thereof. In at least one example, the second material 211 have a same composition. In some embodi-<br>ments, the first electrode material 205 and the second

Referring back to FIG. 1, method 100 continues with FIG. 2D is a cross-sectional view of the semiconductor operation 102. In operation 102, the first electrode material structure 200 after performing operation 104. In at l structure 200 after performing operation 104. In at least one embodiment, a portion of the second electrode material 211 a top surface and a sidewall. <br>
Referring to FIG. 2B, which is a cross-sectional view of etched to form a spacer over the sidewall 205B of the first Referring to FIG. 2B, which is a cross-sectional view of etched to form a spacer over the sidewall 205B of the first a portion of the semiconductor structure 200 after perform-electrode 205E without lithography patterning electrode 205E without lithography patterning process. The electrode 205E and a horizontal portion 209C of the remaining resistance variable laver 209 over the top surface  $201A$ of the dielectric layer 201. The spacer further includes a formed and contacts the conductive structure 203. resistance variable layer 209. A resistance variable memory<br>The mask layer 207 is removed after the etching process structure 230 including the first electrode 205E, the ve The mask layer 207 is removed after the etching process structure 230 including the first electrode 205E, the vertical from the semiconductor structure 200 and a top surface portion 209B and the horizontal portion 209C of

ther includes a cap layer 213 optionally formed between the or combination thereof<br>Referring back to FIG. 1, method 100 continues with electrode 211E, such as over the vertical portion 209B and electrode 211E, such as over the vertical portion 209B and the horizontal portion 209C of the resistance variable layer FIG. 2E. In some embodiments, the cap layer 213 includes FIG. 2C is a cross-sectional view of the semiconductor a conductive material that is capable of depriving oxygen

continues with operation 105 in which a conductive plug is formed contacting the second electrode.

FIG. 2F is a cross-sectional view of the semiconductor 230 such that the resistance variable layer 200 after nerforming operation 105. An inter-level  $\frac{1}{2}$  of  $\frac{1}{2}$  or high resistance state. structure 200 after performing operation 105. An inter-level  $\frac{5 \text{°} \cdot \$ resistance variable memory structure 230. A chemical reconnect the conductive path in the resistance variable layer<br>mechanical polishing (CMP) process is further applied to the 209B is applied to the resistance variable me mechanical polishing (CMP) process is further applied to the 209B is applied to the resistance variable memory structure<br>200 to planerize the H D lover 215 230 such that the resistance variable layer 209B shows the semiconductor structure 200 to planarize the ILD layer 215.<br>The ILD layer 215 may include multiple dielectric layers.<br>The ILD layer 215 may comprise silicon oxide, fluorinated<br>resistance variable layer 209B to the low res fluorinated carbon, low-k dielectric material, or combina-<br>tions thereof. 3 shows<br>a cross-sectional view of a semiconductor structure 300 with

of a contact plug 217 may overfill the opening in the ILD  $_{20}$  disclosure. The semiconductor structure 300 may be formed layer 215. The conductive material may include copper, on a substrate 302 such as silicon, germani copper alloys, aluminum or tungsten. The possible forma-<br>tion methods include electroless plating, sputtering, electro<br>tion methods include electroless plating, sputtering, electro<br>tructure 300 may include an access transi tion methods include electroless plating, sputtering, electro plating or chemical vapor deposition (CVD). The excess conductive material outside of the opening is removed 25 through a suitable process such as chemical mechanical gate electrode 304 is formed on a top surface of the substrate polishing (CMP). The contact plug 217 having the conduc-<br>302. The source region 308 and the drain region polishing (CMP). The contact plug 217 having the conduc-<br>tive material is formed contacting the second electrode 211E formed by implantation in a portion of the substrate 302.

FIG. 2G is a planar view of the semiconductor structure  $30$  200. FIG. 2F is the cross-sectional view obtained from a 200. FIG. 2F is the cross-sectional view obtained from a fabrication methods of the multiple dielectric layers 310 can vertical plane crossing line A-A' in FIG. 2G. In FIG. 2G, the be found in the text associated with the vertical plane crossing line A-A' in FIG. 2G. In FIG. 2G, the be found in the text associated with the dielectric layer 201 first electrode 205E is surrounded by the vertical portion in the semiconductor structure 200 and 209B of the resistance variable layer 209. The vertical Referring still to FIG. 3, a plurality of stacked metalliza-<br>portion 209B of the resistance variable layer 209 is sur- 35 tion layers and via layers are formed over t portion 209B of the resistance variable layer 209 is sur- 35 rounded by the second electrode 211E. The vertical portion transistor and embedded in the dielectric layers 310. In at 209B of the resistance variable layer 209 and the second least one embodiment, the plurality of metalli electrode 211E are closed loops surrounding the first electrode 205E. When the semiconductor structure 200 is cut through crossing line A-A' in FIG.  $2G$ , the second electrode 40 and the drain region 231 to metallization layer M1, and M4. 211E is illustrated as two portions on opposite sides of the connect different metallization lay first electrode 205E in FIG. 2F. The conductive structure 203 The plurality of stacked metal features and via layers<br>in FIG. 2F and the horizontal portion 209C of the resistance provides interconnections between devices st variable layer 209 in FIG. 2F are underlying the first cuits and/or inputs/outputs. The metallization layers and via<br>electrode 205E and the second electrode 211E, respectively. 45 layers may include aluminum, aluminum allo electrode 205E and the second electrode 211E, respectively. 45 layers may include aluminum, aluminum alloy, copper,<br>Hence, the conductive structure 203 and the horizontal copper alloy, titanium, titanium nitride, tantalum,

structure 200 having a resistance variable memory structure in various operations for data storage.

In a "forming" operation, a "forming" voltage is applied to the first and second electrodes  $205E$  and  $211E$  of the to the first and second electrodes 205E and 211E of the formed between metallization layers M3 and M4. Vertical<br>resistance variable memory structure 230. The "forming" columnar vias 203 and 214 electrically connect the res resistance variable memory structure 230. The "forming" columnar vias 203 and 214 electrically connect the resisvoltage is high enough to generate a conductive portion in tance variable memory structure 230 to the metalliz the vertical portion  $\overline{209B}$  of the resistance variable layer 55 209. In one example, the conductive portion includes one or 209. In one example, the conductive portion includes one or the access transistor is coupled to a source line SL in more conductive filaments 250 to provide a conductive path metallization layer M2 through columnar via V1, more conductive filaments 250 to provide a conductive path metallization layer M2 through columnar via V1, metallisuch that the vertical portion 209B of the resistance variable zation layer M1 and columnar via V2. A word l such that the vertical portion 209B of the resistance variable zation layer M1 and columnar via V2. A word line WL is layer 209 shows an "on" or low resistance state. The electrically coupled to the gate electrode 304 to p conductive path may be related to the lineup of the defect 60 gate voltage to turn on the access transistor. The drain region (e.g. oxygen) vacancies in the vertical portion 209B of the 306 may be coupled to the first elec (e.g. oxygen) vacancies in the vertical portion 209B of the resistance variable layer 209. In some embodiments, the resistance variable layer 209. In some embodiments, the resistance variable memory structure 230 through columnar<br>"forming" voltage is applied only one time. Once the vias (V1 to V3 and 203) and metallization layers (M1 to conductive path is formed, the conductive path will remain A bit line BL in metallization layer M4 is electrically present in the resistance variable layer 209B. Other opera- 65 coupled to the second electrode 211E of the smaller voltages or different voltages.

Referring back to FIG. 1, the method 100 optionally In a "reset" operation, a "reset" voltage high enough to intimues with operation 105 in which a conductive plug is break the conductive path in the resistance variable la 209B is applied to the resistance variable memory structure<br>230 such that the resistance variable layer 209B shows an

The ILD layer 215 may comprise silicon oxide, fluorinated<br>silica glass (FSG), carbon doped silicon oxide, silicon<br>intride, silicon oxynitride, TEOS oxide, phosphosilicate<br>glass (PSG), borophosphosilicate glass (BPSG), amor tions thereof. a cross-sectional view of a semiconductor structure 300 with An opening is formed in the ILD layer 215 to expose a the resistance variable memory structure 230 of FIG. 2D (or portion of the second electrode on a substrate 302 such as silicon, germanium, and/or a compound semiconductor material. The semiconductor as a gate electrode  $304$ , a drain region  $306$  and a source region  $308$  on opposite sides of the gate electrode  $304$ . The of the resistance variable memory structure 230. Multiple dielectric layers 310 are formed over the access FIG. 2G is a planar view of the semiconductor structure 30 transistor and the substrate 302. Details of the materia

> least one embodiment, the plurality of metallization layers includes four metal layers M1 to M4. Vertical columnar vias (V1 to V3, 203 and 217) interconnect the source region  $232$  and the drain region  $231$  to metallization layer M1, and

FIG. 2H is a cross-sectional view of the semiconductor In some embodiments, there are at least three metalliza-<br>ucture 200 having a resistance variable memory structure tion layers overlying the access transistor and under so resistance variable memory structure 230. In this illustrated example, the resistance variable memory structure 230 is tance variable memory structure  $230$  to the metallization layers  $M3$  and  $M4$ , respectively. The source region  $308$  of electrically coupled to the gate electrode 304 to provide a gate voltage to turn on the access transistor. The drain region variable memory structure 230 through the columnar via 217.

metallization layers (M1 to M3) may have a process tem-<br>perature higher than 400° C., such as the processes for drain voltage. A word line WL1 electrically coupled to the perature higher than 400° C., such as the processes for drain voltage. A word line WL1 electrically coupled to the annealing or dielectric layer formation. The stability of a gate electrode 304A of the first access transis resistance variable memory structure 230 may be affected by 5 with a gate voltage. The resistance variable memory structure high temperature processes if the resistance variable ture 230A is able to perform previous mentio memory structure 230 is formed before the high temperature "set" and "reset" operations for data storage. During various processes. In this embodiment, the resistance variable operations of the resistance variable memory s memory structure 230 is formed over the bottom metalliza - 230A, the gate electrode 304B of the second access transistion layers (M1 to M3). This disclosure eliminates the 10 tor is turned off and the source region 308B is tion layers (M1 to M3). This disclosure eliminates the 10 tor is turned off and the source region 308B is floating.<br>drawbacks of high temperature effect on the resistance Likewise, the resistance variable memory structure variable memory structure 230 in bottom metallization lay-<br>ers (M1 to M3). Furthermore, there are several control lines "reset" operations for data storage by applying specific ers (M1 to M3). Furthermore, there are several control lines " reset" operations for data storage by applying specific (such as the source line, the word line and the bit line) used voltages to the source region 308B (thro to control the operation of the resistance variable memory 15 structure 230 and the access transistor. There are many structure 230 and the access transistor. There are many (through the same bit line BL in metallization layer M4) and spaces needed in bottom metallization layers for circuit the gate electrode 304B (through a word line WL2 spaces needed in bottom metallization layers for circuit the gate electrode 304B (through a word line WL2) of the routing to arrange these control lines. Advantageously, the second access transistor. During various operati routing to arrange these control lines. Advantageously, the second access transistor. During various operations of the resistance variable memory structure 230 is formed over the resistance variable memory structure 230B, bottom metallization layers ( $M1$  to  $M3$ ). In this illustrated 20 trode 304A of the first access transition example, the resistance variable memory structure 230 is source region 308A is floating. formed between upper metallization layers M3 and M4. In In some embodiments, the source line SL1 and the source accordance with one or more embodiments of the present line SL2 is a same source line. The resistance variable disclosure, there are more spaces for circuit routing by memory structures 230A and 230B share a same source line forming the resistance variable memory structure 230 in the 25 for the respective access transistors to prov forming the resistance variable memory structure  $230$  in the 25 upper metallization layers.

3. The description of the common structures are not repeated In FIG. 4, the resistance variable memory structures here although fully applicable in the following embodiments 30 (230A and 230B) and the shared columnar via 2 here although fully applicable in the following embodiments 30 (230A and 230B) and the shared columnar via 217 are as well.<br>formed overlying three metallization layers (M1 to M3).

variable memory structures 230A and 230B substantially tions for forming the resistance variable memory structures similar to the resistance variable memory structure 230 of (230A and 230B) and the shared columnar via 217 FIG. 2D (or 2E). Second electrodes 211E and 211S of the 35 resistance variable memory structures 230A and 230B conresistance variable memory structures 230A and 230B con-<br>tact (or share) a same columnar via 217. Through the resistance variable memory structures are within the scope tact (or share) a same columnar via 217. Through the resistance variable memory structures are within the scope columnar via 217, a bit line in metallization layer M4 is of this disclosure. electrically coupled to the second electrode 211E of the Various embodiments of the present disclosure may be resistance variable memory structure 230A and the second 40 used to improve the processes of a resistance variable electrode 211S of the resistance variable memory structure memory structure. For example, the disclosed met electrode 211S of the resistance variable memory structure 230B. Advantageously, the resistance variable memory 230B. Advantageously, the resistance variable memory includes a single lithography patterning process in forming structures 230A and 230B shared the same columnar via 217 the first electrode 205E in operation 102. The seco

and a source region 308A on opposite sides of the gate 205E and 211E. This disclosure eliminates drawbacks in electrode 304A. The semiconductor structure 400 also other methods which use multiple lithography patterning includes a second access transistor having a gate electrode  $50 \overline{304B}$ , a drain region  $306B$  and a source region  $308B$  on opposite sides of the gate electrode 304B. The first access in accordance with some embodiments.<br>
transistor and the second access transistor are isolated by a Cone aspect of the disclosure describes a method of<br>
shallow t materials. Multiple dielectric layers 310 are formed over the 55 access transistors and the substrate 302.

tion layers (M1 to M4) and via layers (V1 to V3, 203 and structure, depositing a resistance variable layer over the first 217) are formed over the access transistors and embedded in electrode and the dielectric layer, depo the dielectric layers 310. The plurality of stacked metal 60 features and via layers provides interconnections between features and via layers provides interconnections between a portion of the second electrode material and the resistance<br>the access transistors, the resistance variable memory struc-<br>variable layer to form a second electrod the access transistors, the resistance variable memory struc-<br>transition of the resistance variable layer.<br>portion of the resistance variable layer.

During various operations of the resistance variable <br>memory structure 230A, a source line SL1 in metallization 65 forming a semiconductor structure. The method comprising

8

Generally, some of the processes for forming the bottom BL in metallization layer M4 electrically coupled to the metallization layers (M1 to M3) may have a process tem-<br>drain region 306A of the first access transistor prov gate electrode 304A of the first access transistor is turned on with a gate voltage. The resistance variable memory strucoperations of the resistance variable memory structure

> voltages to the source region  $308B$  (through a source line  $SL2$  in metallization layer M2), the drain region  $306B$ resistance variable memory structure 230B, the gate electrode 304A of the first access transistor is turned off and the

line SL2 is a same source line. The resistance variable memory structures 230A and 230B share a same source line per metallization layers. The metallization layers of the substantially for functional integrated circuits and circuit routing. In FIG. 4 shows a semiconductor structure 400 substantially certain embodiments, the source li FIG. 4 shows a semiconductor structure 400 substantially certain embodiments, the source line SL1 and the source line similar to the semiconductor structure 300 disclosed in FIG. SL2 have different source lines for circuit

The semiconductor structure 400 having two resistance<br>variable memory structures 230A and 230B substantially tions for forming the resistance variable memory structures  $(230A$  and  $230B)$  and the shared columnar via  $217$  above at least three metallization layers, and differing conditions that

provides extra space for functional integrated circuits and<br>at trode 211E is formed by a spacer etching process without<br>circuit routing.<br>45 lithography patterning process in operation 104. The discuit routing.<br>The semiconductor structure 400 includes a first access closed method 100 includes a single lithography patterning The semiconductor structure 400 includes a first access closed method 100 includes a single lithography patterning<br>transistor having a gate electrode 304A, a drain region 306A process (in operation 102) used to form both e other methods which use multiple lithography patterning process steps in patterning both the first and second electrodes. The manufacturing complexity and cost are reduced in accordance with some embodiments.

forming a semiconductor structure. The method includes depositing a first electrode material over a conductive struccess transistors and the substrate 302. ture and a dielectric layer, patterning the first electrode<br>Referring still to FIG. 4, a plurality of stacked metalliza-<br>material to form a first electrode contacting the conductive material to form a first electrode contacting the conductive electrode and the dielectric layer, depositing a second electrode material over the resistance variable layer, and etching

layer M2 electrically coupled to the source region 308A of forming a transistor; forming a plurality of metallization the first access transistor provides a source voltage. A bit line layers over the transistor; and formin layers over the transistor; and forming a resistance variable

depositing a first electrode material over the plurality of adjacent a sidewall of the first electrode, wherein metallization layers; patterning the first electrode material to each of the maintained portions of the resist metallization layers; patterning the first electrode material to each of the maintained portions of the resistance<br>form a first electrode; depositing a resistance variable layer 5 variable layer includes a vertical portion form a first electrode; depositing a resistance variable layer 5 variable layer includes a vertical portion of the over the first electrode; depositing a second electrode mate-<br>over the first electrode; depositing a second over the first electrode; depositing a second electrode mate-<br>
rial over the resistance variable layer, and etching the second<br>
first electrode and a horizontal portion of the resisrial over the resistance variable layer, and etching the second first electrode and a horizontal portion of the resis-<br>electrode material and the resistance variable layer to form tance variable layer over a top surface of electrode material and the resistance variable layer to form tance variable layer over a top surface of the dielec-<br>a second electrode over a spacer of the resistance variable tric layer and extending away from the first e a second electrode over a spacer of the resistance variable layer.

layer.<br>
10 along the top surface of the dielectric layer.<br>
10 along the top surface of the dielectric layer.<br>
10 along the top surface of the dielectric layer. Another aspect of the disclosure describes a method of 2. The method of claim 1, further comprising forming a forming a memory structure. The method comprising form-<br>cap layer on the resistance variable layer, the cap laye ing at least one transistor; forming a plurality of metalliza-<br>tion layers over the at least one transistor; forming at least trode. one conductive structure over the plurality of metallization 15 3. The method of claim 1, further comprising forming a layers, the at least one conductive structure being embedded conductive plug contacting the second elec in a dielectric layer and electrically connected to the at least resistance variable layer.<br>
one transistor; forming at least one resistance variable 4. The method of claim 3, wherein forming the conductive memory structur memory structure over the at least one conductive structure plug comprises:<br>and the dielectric laver; and forming a conductive plug 20 depositing an inter-level dielectric (ILD) laver over the and the dielectric layer; and forming a conductive plug 20 depositing an inter-level dielectric (ILD) layer over contacting the second electrode or the resistance variable layer, contacting the second electrode or the resistance variable second electrode and the resistance variable layer;<br>layer. Forming the at least one resistance variable memory etching a portion of the ILD layer to form an openin layer. Forming the at least one resistance variable memory etching a portion of the ILD layer to form an opening; and structure comprises depositing a first electrode material over filling the opening with a conductive mat structure comprises depositing a first electrode material over filling the opening v<br>the at least one conductive structure and the dielectric layer; conductive plug. patterning the first electrode material to form a first electrode 25 5. The method of claim 1, further comprising forming the contacting the at least one conductive structure; depositing conductive structure embedded in th contacting the at least one conductive structure; depositing conductive structure embedded in the dielectric layer, the a resistance variable layer over the first electrode and a top conductive structure being over at leas surface of the dielectric layer; depositing a second electrode layers, and electrically connected to the metallization layers and exposing a the at least three metallization layers. top surface of the first electrode and the top surface of the  $30$  6. The method of claim 1, wherein patterning the first dielectric layer to form a second electrode over a remaining electrode material to form the first e dielectric layer to form a second electrode over a remaining portion of the resistance variable layer.

Although the embodiments and its advantages have been layer;<br>scribed in detail, it should be understood that various etching an uncovered portion of the first electrode matedescribed in detail, it should be understood that various etching an changes, substitutions and alterations can be made herein 35 rial; and changes, substitutions and alterations can be made herein 35 rial; and without departing from the spirit and scope of the invention removing the mask layer. as defined by the appended claims. As one of ordinary skill 7. The method of claim 1, wherein etching the portion of in the art will readily appreciate from the present disclosure, the second electrode material and the res in the art will readily appreciate from the present disclosure, processes, machines, manufacture, compositions of matter, processes, machines, manufacture, compositions of matter, layer comprises anisotropically etching the portion of the means, methods, or steps that perform substantially the same 40 second electrode material and the resista function or achieve substantially the same result as the  $\frac{8}{8}$ . The method of claim 1, wherein corresponding embodiments described herein may be uti-<br>the horizontal portion of the resistance variable layer lized according to the present disclosure. Accordingly, the directly interfacing the top surface of the dielectric appended claims are intended to include within their scope layer. such processes, machines, manufacture, compositions of  $45$  9. A method of forming a semiconductor structure com-<br>matter, means, methods, or steps. matter, means, methods, or steps.

1. A method of forming a semiconductor structure comprising:

- depositing a first electrode material over a conductive structure and a top surface of a dielectric layer;
- patterning the first electrode material to form a first depositing a first electrode contacting the conductive structure and over metallization layers; electrode contacting the conductive structure and over the top surface of the dielectric layer;
- depositing a resistance variable layer over the first electrode and the dielectric layer;
- depositing a second electrode material over the resistance variable layer, and
- etching a portion of the second electrode material and the 60 resistance variable layer to form a second electrode over a remaining portion of the resistance variable layer: wherein the etching includes:
	- removing the second electrode material and the resis wall of the first electrode and a horizontal portion tance variable layer from a top surface of the first 65 extending away from the first electrode and a second tance variable layer from a top surface of the first  $65$  electrode to expose the top surface of the first electrode to expose the top surface of the first electrode over the resistance variable layer, wherein electrode, and the second electrode has a top surface extending

memory structure over the plurality of metallization layers. maintaining at least portions of each of the resistance<br>Forming the resistance variable memory structure comprises variable layer and the second electrode materi

cap layer on the resistance variable layer, the cap layer being between the resistance variable layer and the second elec-

conductive plug contacting the second electrode and the

- 
- 
- conductive structure being over at least three metallization layers, and electrically connected to the first electrode and
- - covering a portion of the first electrode material by a mask layer.
	-
	-

- forming a transistor;
- What is claimed:<br>
1. A method of forming a semiconductor structure com-<br>
1. A method of forming a semiconductor structure com-<br>
sistor; and
	- forming a resistance variable memory structure over the plurality of metallization layers, wherein forming the resistance variable memory structure comprises:<br>depositing a first electrode material over the plurality of
		-
		- patterning the first electrode material to form a first electrode:
		- depositing a resistance variable layer over the first electrode:
		- depositing a second electrode material over the resistance variable layer; and
		- etching the second electrode material and the resistance<br>variable layer to form an L-shaped resistance variable layer having a vertical portion abutting a sidewall of the first electrode and a horizontal portion the second electrode has a top surface extending

variable layer to a second end-point of the L-shaped<br>resistance variable layer.

10. The method of claim 9, wherein depositing the resis-<br>ty of metallization layers, the at least one conductive<br>trace variable layer over the first electrode comprises depos-<br>structure being electrically connected to the

tance variable layer over the first electrode comprises depos-<br>
iting the resistance variable layer over a sidewall of the first<br>
electrode and a top surface of the first electrode.<br>
11. The method of claim 10, wherein etc

prises etching the second electrode material and the resistance variable layer com-<br>prises patterning the first electrode material to form a first<br>tance variable layer until a ton surface of the first electrode. tance variable layer until a top surface of the first electrode  $15$  electrode contacting the at least one conductive the at  $\alpha$ is exposed.<br> **13** The method of claim 9 wherein etching the second depositing a resistance variable layer over the first

13. The method of claim 9, wherein etching the second depositing a resistance variable layer over the first electrode and a top surface of the dielectric layer; electrode material and the resistance variable layer to form electrode and a top surface of the dielectric layer;<br>the second electrode over the spacer of the resistance vari-<br>depositing a second electrode material over the the second electrode over the spacer of the resistance variation as a closed the layer comprises forming: the vertical portion as a closed 20 tance variable layer; able layer comprises forming: the vertical portion as a closed 20 tance variable layer;<br>loop which surrounds the sidewall of the first electrode; and etching the second electrode material and the resistance loop which surrounds the sidewall of the first electrode; and etching the second electrode material and the resistance<br>the horizontal portion which extends from the vertical variable layer to expose a top surface of the fi the horizontal portion away from the first electrode along a top surface of the dielectric a dielectric layer and to form a second electrode over a remain-

**14.** The method of claim **9**, further comprising depositing 25<br>
a dielectric layer over the plurality of metallization layers;<br>
therein the remaining L-shaped portion of the resis-<br>
three the emaining L-shaped portion of

16. The method of claim 9, further comprising forming a 35 trode or the resistance variable layer.<br>19. The method of claim 18, wherein patterning the first conductive plug contacting the second electrode or the 19. The method of claim 18, wherein patterning the nests resistance variable layer.

ductive plug comprises:<br>denoting an inter layer dialectric (II D) layer over the 40 setching an uncovered portion of the first electrode mate-

- depositing an inter-level dielectric (ILD) layer over the  $40$  etching an uncovered point electric (ILD) layer over the  $40$  etching an second electrode and the resistance variable layer;<br>exposing the portion of the first electrode material.<br>exposing the portion of the first electrode material.
- 

forming at least one transistor;

- from a first end-point of the L-shaped resistance forming a plurality of metallization layers over the at least variable layer to a second end-point of the L-shaped one transistor:
- resistance variable layer.<br> **10.** The method of claim 9, wherein depositing the resis-<br> **10.** The method of claim 9, wherein depositing the resis-<br> **10.** The method of claim 9, wherein depositing the resis-<br> **10.** The meth
	- -
		-
		-
		-
- dielectric layer.<br> **14**. The method of claim 9, further comprising depositing 25 layer and to form a second electrode over a remain-<br>
ing L-shaped portion of the resistance variable layer,
	-
	-
- memory structure.<br>
memory structure and the resistance variable forming a conductive plug contacting the second elec-<br>
from the second conductive plug contacting the second elec-<br>  $\frac{1}{2}$  and the resistance variable laye

- Figure is the first electrode material by a mask  $\frac{17}{12}$ . The method of claim 16, wherein forming the con-<br>civic plus comprises:
	-

Layer by forming an opening in the ILD layer; and<br>depositing a conductive material in the opening.<br>**18**. A method of forming an emory structure comprising: 45 dielectric layer to comprises anisotropically etching.<br>**18**. A