

## (54) MULTI-PHASE PROGRAMMING SCHEMES FOR NONVOLATILE MEMORIES

- (71) Applicant: Apple Inc., Cupertino, CA (US)
- (72) Inventors: Stas Mouler, Kfar Saba (IL); Shai Ojalvo, Moshav Olesh (IL); Yoav Kasorla, Kfar Netar (IL); Eyal Gurgi, Petah-Tikva (IL)
- (73) Assignee: **Apple Inc.**, Cupertino, CA (US)<br>(\*) Notice: Subject to any disclaimer, the term
- Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 351 days.
- (21) Appl. No.: 14/475,609
- (22) Filed: Sep. 3, 2014

## (65) Prior Publication Data

US 2016/0062907 A1 Mar. 3, 2016

 $(51)$  Int. Cl.



(52) U.S. Cl.<br>CPC ........ *G06F 12/0246* (2013.01); *G11C 7/1006* (2013.01); GIIC 11/5628 (2013.01); G06F 2212/1024 (2013.01); G06F 2212/1032 (2013.01); G06F 2212/7202 (2013.01); G06F 2212/7206 (2013.01); GIIC 2211/5641  $(2013.01)$ 

## (58) Field of Classification Search

??? . . . . . . . . . . . . . . . . . . . GO6F 12 / 0246 See application file for complete search history.

# (12) **United States Patent** (10) Patent No.: US 9,817,751 B2<br>Mouler et al. (45) Date of Patent: Nov. 14, 2017  $(45)$  Date of Patent: Nov. 14, 2017

## ( 56 ) References Cited

## U.S. PATENT DOCUMENTS



(Continued)<br>*Primary Examiner* — Edward Dudek, Jr. (74) Attorney, Agent, or Firm — Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.

## ( 57 ) ABSTRACT

A method for data storage includes defining an end-to-end mapping between data bits to be stored in a memory device<br>that includes multiple memory cells and predefined programming levels. The data bits are mapped into mapped bits, so that the number of the mapped bits is smaller than the number of the data bits . The data bits are stored in the memory device by programming the mapped bits in the memory cells using a programming scheme that guarantees the end-to-end mapping. After storing the data bits, the data bits are read from the memory device in accordance with the

## 14 Claims, 4 Drawing Sheets



## ( 56 ) References Cited

## U.S. PATENT DOCUMENTS





\* cited by examiner



**FIG. 1** 



**FIG. 2** 





 $FIG. 4$ 

10

Embodiments described herein relate generally to data level.<br>
storage, and particularly to methods and systems for pro-<br>
There is additionally provided, in accordance with an<br>
gramming nonvolatile memories using multi-phas

devices whose memory cells store multiple bits per cell. In<br>such systems, the memory cells are typically programmed 15 is smaller than the number of the data bits, to store the data<br>bits in the memory device by programming by applying a multi-phase programming scheme.

An embodiment provides a method including defining an 20 accordance with the end-to-end mapping.<br>
end-to-end mapping between data bits to be stored in a These and other embodiments will be more fully under-<br>
memory device predefined programming levels. The data bits are mapped into mapped bits, so that the number of the mapped bits is smaller than the number of the data bits. The data bits are 25 smaller than the number of the data bits. The data bits are 25<br>stored in the memory device by programming the mapped<br>bits in the memory cells using a programming scheme that<br>guarantees the end-to-end mapping. After storing bits, the data bits are read from the memory device in present invention; accordance with the end-to-end mapping.  $\frac{30}{2}$  FIGS. 2 and 3 in

In some embodiments, the data bits include Least Sig-<br>inficant of the threshold voltage distribution in<br>inficant Bit (CSB) and Most<br>memory cells during various multi-phase programming nificant Bit (LSB), Central Significant Bit (CSB) and Most memory cells during various multi-phase programming<br>Significant Bit (MSB) pages, and the end-to-end mapping schemes, in accordance with embodiments of the present includes a 2:3:2 mapping that uses two reading thresholds invention; and for reading each of the LSB and MSB pages, and three  $35$   $\overline{F1G}$ . 4 is a for reading each of the LSB and MSB pages, and three 35 FIG. 4 is a flow chart that schematically illustrates a reading thresholds for reading the CSB page. In other method for programming a memory device, in accordance reading thresholds for reading the CSB page. In other method for programming a memory device, in accordance embodiments, mapping the data bits includes mapping the with an embodiment of the present invention. embodiments, mapping the data bits includes mapping the with an embodiment of the present invention.<br>
LSB, CSB and MSB pages to multiple mapped pages<br>
including the mapped bits, and programming the mapped DETAILED DESCRIPT bits includes applying multiple programming phases to the 40 multiple mapped pages. In yet other embodiments, applying multiple mapped pages. In yet other embodiments, applying the multiple programming phases includes programming in<br>
each programming phase among the multiple programming Embodiments that are described herein provide improve

include first, second and third programming phases, and programming the multiple mapped pages includes programming one, two, and three mapped pages in the first, second a predefined set of programming levels. The correspondence and third programming phases, respectively. In another 50 or mapping between the data bits and the respe and third programming phases, respectively. In another 50 embodiment, mapping the data bits includes mapping the embodiment, mapping the data bits includes mapping the gramming levels is also referred to herein as an end-to-end LSB, CSB, and MSB data pages to multiple mapped pages mapping. including the mapped bits, so that the mapped bits corre-<br>spond to the programming levels according to a 1:2:4<br>mapping that uses one, two and four reading thresholds to 55 device, the data bits are typically arranged accor mapping that uses one, two and four reading thresholds to 55 read the LSB, CSB, and MSB pages, respectively. In yet read the LSB, CSB, and MSB pages, respectively. In yet bit-significance level of the data page, such as Least Sig-<br>another embodiment, the programming scheme includes inficant Bit (LSB), Central Significant Bit (CSB) and M another embodiment, the programming scheme includes inficant Bit (LSB), Central Significant Bit (CSB) and Most<br>multiple programming phases, and programming the Significant Bit (MSB) data pages. In such embodiments,

includes defining first and second end-to-end mappings, and<br>mapping a stored data page typically involves setting<br>mapping the data bits includes selecting either the first or<br>second end-to-end mapping based on a predefined In other embodiments, selecting either the first or second 65 end-to-end mapping depends on a level of programming interference that the memory device experiences. In yet

MULTI-PHASE PROGRAMMING SCHEMES other embodiments, selecting either the first or second<br>FOR NONVOLATILE MEMORIES end-to-end mapping includes selecting a 1:2:4 end-to-end end-to-end mapping includes selecting a 1:2:4 end-to-end mapping at a start of life of the memory device, and TECHNICAL FIELD switching to a 2:3:2 end-to-end mapping when the level of<br>5 **programming interference** exceeds a predefined interference programming interference exceeds a predefined interference level.

gramming nonvolatile memories using multi-phase pro-<br>
BACKGROUND<br>
BACKGROUND<br>
Various storage systems comprise nonvolatile memory<br>
PacKGROUND<br>
Various storage systems comprise nonvolatile memory<br>
device and predefined prog in the memory cells using a programming scheme that SUMMARY guarantees the end-to-end mapping, and, after storing the data bits, to read the data bits from the memory device in accordance with the end-to-end mapping.

stood from the following detailed description of the embodi-<br>ments thereof, taken together with the drawings in which:

memory system, in accordance with an embodiment of the

cordance with the end-to-end mapping.  $30$  FIGS. 2 and 3 are diagrams that schematically illustrate<br>In some embodiments, the data bits include Least Sig-<br>the evolution of the threshold voltage distribution in

phases a number of the mapped pages that depends on the methods and systems for programming nonvolatile memo-<br>programming phase.<br>In some embodiments, a memory device stores multiple<br>In an embodiment, the multiple programmi bits per cell, by programming each memory cell to assume a programming level that corresponds to a respective multibit value. The programming levels are selected from among

mapped bits includes programming one of the mapped pages each of the programming levels corresponds to a 3-bit value<br>
<sup>60</sup> that includes one bit from each of the LSB, CSB and MSB each of the programming phases. 60 that includes one bit from each of the LSB, CSB and MSB<br>In some embodiments, defining the end-to-end mapping data pages,

> decide to which programming levels the memory cells are set. The number of reading thresholds and their locations generally depend on the end-to-end mapping and on the bit-significance level of the page being read.

For example, an end-to-end mapping in which the LSB, In yet another alternative embodiment, the memory concess and MSB pages are read using one, two and four troller first maps the three data pages to a 1:2:4 representareading thresholds, respectively, is referred to herein as a<br>1:2:4 mapping. As another example, an end-to-end mapping device for storage. The memory device stores the mapped in which the LSB and MSB pages are read using two reading 5 pages using conventional 1:2:4 programming schemes that thresholds, and the CSB page is read using three reading require the delivery of only one page per program

The 1:2:4 and 2:3:2 mappings have different pros and described above, in this embodiment the memory controller cons. For example, using a 2:3:2 mapping can be advanta-delivers only three pages to the memory device. The con cons. For example, using a 2:3:2 mapping can be advanta delivers only three pages to the memory device. The con-<br>geous over the 1:2:4 mapping with respect to page reading 10 ventional 1:2:4 programming schemes typically re geous over the 1:2:4 mapping with respect to page reading 10 ventional 1:2:4 programming schemes typically result in time. Additionally, programming schemes that achieve a increased programming interference. the 2:3:2 end-to-end mapping can be implemented using a In the disclosed techniques, a 2:3:2 end-to-end mapping coarse/fine programming scheme, which reduces program-<br>defines a correspondence between the data bits to be st coarse/fine programming scheme, which reduces program-<br>ming interference. In contrast to the 1:2:4 mapping, using and respective programming levels. The data bits are first ming interference. In contrast to the 1:2:4 mapping, using and respective programming levels. The data bits are first the 2:3:2 mapping typically results in a more uniform page 15 mapped into mapped bits, which are then pr the 2:3:2 mapping typically results in a more uniform page 15 mapped into mapped bits, which are then programmed in the read time over the different bit-significance pages. In addi-<br>memory cells using a multi-phase program read time over the different bit-significance pages. In addi-<br>tion, with the 2:3:2 mapping, the memory cells typically guarantees the defined end-to-end mapping. The memory

experience smaller programming interference.<br>The 1:2:4 mapping, on the other hand, is advantageous in<br>terms of I/O transfer time between the memory controller 20<br>and the memory device: When using 1:2:4 mapping, the<br>System and the memory device: When using  $1:2:4$  mapping, the memory controller typically transfers to the memory device only the page to be programmed. When using  $2:3:2$  map FIG. 1 is a block diagram that schematically illustrates a ping, the memory device has to transfer all three pages when memory system 20, in accordance with an embodi programming each page, resulting in nine page transfers for 25 programming three pages.

ference and avoid the drawback of the 2:3:2 mapping relating to I/O transfer time.

In the disclosed techniques, the memory in a memory controller stores we are that is stored and retrieved and retrieved and retrieved and a memory controller stores memory device. In the disclosed techniques, the memory da memory device. In the disclosed techniques, the memory data in a memory cell array 28. The memory array comprises controller maps the data bits to be stored into mapped bits, multiple memory cells, such as, for example, an and sends the mapped bits to the memory device for storage. 35 memory cells. In the context of the present patent applica-The memory device then programs the mapped bits by tion, the term "analog memory cell" is used to describe any applying a programming scheme that guarantees the end-<br>memory cell that holds a continuous, analog value of a

memory device implements a three-phase programming 40 any kind, such as, for example, NAND, NOR and Charge scheme in which the threshold voltage of the memory cells Trap Flash (CTF) Flash cells, phase change RAM (PRAM, is distributed in two separate distributions after the first also referred to as Phase Change Memory-PCM), Nitride programming phase, and in eight partially overlapping dis-<br>Read Only Memory (NROM), Ferroelectric RAM (FRAM tributions after the second phase. The eight intermediate magnetic RAM (MRAM) and/or Dynamic RAM (DRAM) programming levels are adjusted to the final programming 45 cells. Although the embodiments described herein refer programming levels are adjusted to the final programming 45 levels in the third programming phase. Such a programming mainly to analog memory, the disclosed techniques may also scheme is sometimes referred to as a coarse/fine program-<br>be used with various other memory types. ming scheme. Compared to conventional programming The charge levels stored in the cells and/or the analog schemes for the 1:2:4 mapping, this programming scheme voltages or currents written into and read out of the cells a

In one embodiment, the memory controller delivers all values or analog storage values. Although the embodiments three LSB, CSB and MSB data pages to the memory device described herein mainly address threshold voltages, the three LSB, CSB and MSB data pages to the memory device described herein mainly address threshold voltages, the<br>in each of the three programming phases. Having all the data methods and systems described herein may be used w in each of the three programming phases. Having all the data methods and systems described herein may be used with any pages available, the memory device can implement a pro-<br>other suitable kind of storage values. gramming scheme that guarantees the end-to-end mapping. 55 System 20 stores data in the analog memory cells by The programming scheme in this approach is referred to as programming the cells to assume respective memory sta a naïve 2:3:2 scheme. The main drawback of the naïve 2:3:2 which are also referred to as programming levels. The scheme is that in order to program three data pages, the programming levels are selected from a finite set of scheme is that in order to program three data pages, the memory controller delivers a total number of nine pages to levels, and each level corresponds to a certain nominal<br>60 storage value. For example, a 3 bit/cell MLC can be pro-

maps the LSB, CSB and MSB data pages into one, two and levels by writing of three mapped pages for the respective first, second and third values into the cell. three mapped pages for the respective first, second and third values into the cell.<br>
programming phases, respectively. This scheme is referred In the disclosed techniques, the memory cells are typi-<br>
to as an improved 2:3: to as an improved 2:3:2 scheme since the memory controller 65 cally programmed in multiple programming phases in which delivers only six data pages to the memory device (com-<br>the memory cells are programmed to intermediate delivers only six data pages to the memory device (com-<br>
the memory cells are programmed to intermediate levels that<br>
pared to nine pages in the previous embodiment.)<br>
may be lower than the final programming levels. In sub

4

thresholds, is referred to herein as a 2:3:2 mapping. phase. Compared to the naïve and improved 2:3:2 schemes<br>The 1:2:4 and 2:3:2 mappings have different pros and described above, in this embodiment the memory controller

memory system 20, in accordance with an embodiment of the present invention. System 20 can be used in various host ogramming three pages.<br>
The programming schemes described herein enjoy the phones or other communication terminals, removable The programming schemes described herein enjoy the phones or other communication terminals, removable benefits of the 2:3:2 mapping relating to latency and inter- memory modules (e.g., "disk-on-key" or "Flash drive" memory modules (e.g., "disk-on-key" or "Flash drive" devices), Solid State Disks (SSD), digital cameras, music lating to I/O transfer time.<br>In the description that follows we assume a memory in which data is stored and retrieved.

applying a programming scheme that guarantees the end-<br>to-end mapping.<br>to-end mapping.<br> $\frac{1}{2}$  physical parameter, such as an electrical voltage or charge. In an embodiment that employs a 2:3:2 mapping, the Array 28 may comprise solid-state analog memory cells of emory device implements a three-phase programming 40 any kind, such as, for example, NAND, NOR and Charge

sults in reduced programming interference. So referred to herein collectively as analog values, storage In one embodiment, the memory controller delivers all values or analog storage values. Although the embodiments

the memory device.<br>In an alternative embodiment, the memory controller grammed to assume one of eight possible programming grammed to assume one of eight possible programming levels by writing one of eight possible nominal storage

may be lower than the final programming levels. In subse-

ing the final programming phase. Several examples of Circuits (ASICs) or Field-Programmable Gate Arrays (FP-<br>multi-phase programming schemes are described further GAs). Alternatively, the memory controller may comprise a multi-phase programming schemes are described further below.

unit 36, which comprises a conversion unit 44, a read The configuration of FIG. 1 is an example system consension unit  $\overline{52}$  and a nage buffer  $\overline{58}$  Conversion unit 44 figuration, which is shown purely for the sak sensing unit 52 and a page buffer 58. Conversion unit  $\frac{44}{\text{S}}$  figuration, which is shown purely for the sake of conceptual converts data for storage in the memory device to analog clarity. Any other suitable memory converts data for storage in the memory device to analog clarity. Any other suitable memory system configuration can<br>storage values and writes them into the memory cells <sup>10</sup> also be used. For example, although the example storage values and writes them into the memory cells. <sup>10</sup> also be used. For example, although the example of FIG. **1** shows a single memory device, in alternative embodiments Conversion unit 44 maps bits that are temporarily stored in shows a single memory device, in alternative embodiments<br>memory controller 40 may control multiple memory devices page buffer 58 to programming levels, wherein the mapping<br>depends on the programming phase. For example, in some<br> $\frac{24}{\pi}$ . Elements that are not necessary for understanding the depends on the programming phase. For example, in some embodiments, conversion unit 44 maps a different number of the present invention, such as various inter-<br>bits to a respective number of programming levels depend-<br>ing

In a 3 bit/cell device, a page-sized group of memory cells mented in software and carried out by a processor or other can typically store up to three data pages. In an embodiment, 30 element of the host system. In some emb can typically store up to three data pages. In an embodiment, 30 element of the host system. In some embodiments, host . 76 the data is organized in pages of respective bit-significance and memory controller 40 may be fabr the data is organized in pages of respective bit-significance and memory controller 40 may be fabricated on the same<br>level, denoted Least Significant Bit (LSB), Central Signifi-<br>die, or on separate dies in the same device level, denoted Least Significant Bit (LSB), Central Significant Bit (or on separate dies in the same device package.<br>
cant Bit (CSB) and Most Significant Bit (MSB) pages.<br>
In some embodiments, memory controller 40 comprise

When reading data out of array 28, conversion unit 44 general-purpose processor, which is programmed in soft-<br>converts the storage values of the memory cells into digital 35 ware to carry out the functions described herein converts the storage values of the memory cells into digital 35 ware to carry out the functions described herein. The soft-<br>samples having an integer resolution of one or more bits. In ware may be downloaded to the process samples having an integer resolution of one or more bits. In ware may be downloaded to the processor in electronic some embodiments, reading from the memory device form, over a network, for example, or it may, alternativel some embodiments, reading from the memory device<br>involves reading a full data page, and sensing unit 52 senses<br>the memory cells by configuring certain reading thresholds<br>whose number typically depends on the bit-significan R/W unit can erase a group of memory cells by applying one arranged in multiple rows and columns, and each or more negative erasure pulses to the cells.

device 24 is performed by a memory controller 40. Memory 45 and the sources of the transistors in each column are controller 40 comprises an interface 60 for communicating connected by it lines. In the present context, the controller 40 comprises an interface 60 for communicating connected by it lines. In the present context, the term "row" with memory device 24 over a bus 64, a processor 68, and is used in the conventional sense to mean a g with memory device 24 over a bus 64, a processor 68, and is used in the conventional sense to mean a group of memory a bits mapping unit 72 maps data bits cells that are fed by a common word line, and the term a bits mapping unit 72. Bits mapping unit 72 maps data bits cells that are fed by a common word line, and the term<br>for storage into mapped bits to be sent to memory device 24. "column" means a group of memory cells fed by for storage into mapped bits to be sent to memory device 24. "column" means a group of memory cells fed by a common<br>Unit 72 can be implemented, for example, using a pre- 50 bit line. The terms "row" and "column" do not con Unit 72 can be implemented, for example, using a pre- 50 bit line. The terms "row" and " column" do not connote a defined table stored in a memory of processor 68 (not certain physical orientation of the memory cells relat defined table stored in a memory of processor 68 (not certain physical orientation of the memory cells relative to shown). Several bit mapping methods that unit 72 may use the memory device. The memory array is typically d shown). Several bit mapping methods that unit 72 may use the memory device. The memory array is typically divided are described further below.

memory should be done with respect to a given end-to-end  $55$  In some embodiments, memory pages are sub-divided mapping between the data bits and respective programming into sectors. Pages may be mapped to word lines in va mapping between the data bits and respective programming into sectors. Pages may be mapped to word lines in various levels. Thus, the cascade of bits mapping by unit 72 fol-<br>manners. Each word line may store one or more pa levels. Thus, the cascade of bits mapping by unit 72 fol-<br>lowed by bits to levels conversion by unit 44 should result<br>given page may be stored in all the memory cells of a word lowed by bits to levels conversion by unit 44 should result given page may be stored in all the memory cells of a word<br>in the desired end-to-end mapping.<br>Ine, or in a subset of the memory cells (e.g., the odd-order

The disclosed techniques can be carried out by memory 60 or even-order memory cells).<br>
controller 40, by R/W unit 36, or both. Thus, in the present<br>
context, memory controller 40 and R/W unit 36 are referred Multi-Phase Pr context, memory controller 40 and R/W unit 36 are referred to collectively as storage circuitry that carries out the disclosed techniques . Different programming schemes can be compared based

quent programming phases the programming levels possibly<br>increment until reaching the final programming levels dur-<br>e.g., using one or more Application-Specific Integrated  $b$  is microprocessor that runs suitable software, or a combination<br>Memory device 24 comprises a reading/writing (R/W) of hardware and software elements.

Data is typically written to and read from the memory native embodiments, however, the memory device and the cells in groups that are referred to as pages. During each memory controller may be integrated on separate semico cells in groups that are referred to as pages. During each memory controller may be integrated on separate semicon-<br>programming phase, device 24 receives one or more data ductor dies in a single Multi-Chip Package (MCP) or programming phase, device 24 receives one or more data ductor dies in a single Multi-Chip Package (MCP) or System pages from memory controller 40, and stores them in page on Chip (SoC), and may be interconnected by an inte pages from memory controller 40, and stores them in page on Chip (SoC), and may be interconnected by an internal<br>buffer 58 prior to programming in array 28. When reading, 25 bus. Further alternatively, some or all of the m buffer **58** prior to programming in array 28. When reading, 25 bus. Further alternatively, some or all of the memory con-<br>R/W unit 36 retrieves one or more pages from memory array troller circuitry may reside on the same d R/W unit 36 retrieves one or more pages from memory array troller circuitry may reside on the same die on which the 28, and stores them in buffer 58 for delivery to memory memory array is disposed. Further alternatively, s 28, and stores them in buffer 58 for delivery to memory memory array is disposed. Further alternatively, some or all controller 40. ntroller 40.<br>In a 3 bit/cell device, a page-sized group of memory cells mented in software and carried out by a processor or other

more negative erasure pulses to the cells. memory cell comprises a floating-gate transistor. The gates The storage and retrieval of data in and out of memory of the transistors in each row are connected by word lines, e described further below.<br>
Note that both writing data to and reading data out of the that are programmed and read simultaneously.

line, or in a subset of the memory cells (e.g., the odd-order

Memory controller 40 communicates with a host 76, for 65 on various performance criteria. For example, one perfor-<br>accepting data for storage in the memory device and for mance criterion relates to the number of page trans the memory controller to the memory device during proreading time, and requires a uniform (or close to uniform) of the LSB page in a respective group of memory cells, the reading time among pages of different bit-significance lev-<br>threshold voltage distribution among these m reading time among pages of different bit-significance lev-<br>
comprises two separate distributions, corresponding to an<br>
comprises two separate distributions, corresponding to an

the memory cells, the overall page reading time grows with In phase #2, the memory controller sends a CSB page to the required number of reading thresholds, and therefore in the memory device, which stores the page in page the 2:3:2 mapping the page reading time is almost constant Sensing unit 52 then senses the group of memory cells<br>among the LSB. CSB and MSB pages, in contrast to the programmed in phase #1 to recover the already stored LSB among the LSB, CSB and MSB pages, in contrast to the

gramming schemes relates to the resulting programming denoted AB and CD in the figure, and cells programmed in<br>interference. Programming interference can be created for the figure of the figure interference. interference. Programming interference can be created, for phase  $#1$  to '0 are set to one of the levels denoted EF and<br>example by poichboring moment cells that are elready. GH, depending on the respective CSB page bits. example, by neighboring memory cells that are already  $\frac{G}{15}$  ming phase #2 thus results in four programming levels. programmed, possibly to a level lower than their final  $\frac{15}{2}$  ming phase  $\frac{12}{2}$  thus results in four programming levels.<br>programming level. Since programming schemes for the In programming phase #3, the memory dev 2:3:2 end-to-end mapping are typically designed with<br>smaller 58 a MSB page received from the memory controller.<br>Sensing unit 52 then senses the group of cells to identify<br>in the sense of cells to identify the 2:3:2 mapping typically results in smaller programming interference.

the evolution of the threshold voltage distribution in To read back each of the LSB, CSB and MSB pages,<br>memory cells during various multi-phase programming sensing unit 52 configures certain reading thresholds and schemes, in accordance with an embodiment of the present sensing unit 52 configures certain reading thresholds and<br>invention Both EIGS 2 and 2 refer to an example in which senses the group of programmed cells using. For ex invention. Both FIGS. 2 and 3 refer to an example in which <sup>30</sup> setting TRH4 is sufficient for distinguishing between memory device 24 comprises 3 bit/cell memory cells, i.e.,  $\frac{30 \text{ stellar HTH4}}{200 \text{ mm}}$  is sufficient for distinguishing between bits to be programmed are mapped into eight programming memory cents that are programmed to one of the levels  $\mathbb{R}$ ...  $\mathbb{R}$  here is  $\mathbb{R}$ ...  $\mathbb{R}$  here  $\mathbb{R}$  here  $\mathbb{R}$  here  $\mathbb{R}$  here  $\mathbb{R}$  here  $\frac{1}{2}$  are the second in the state of three bit-significance levels,<br>denoted in data pages of three bit-significance levels,<br>denoted ISD CSD and MSD ages Each of the article page. Feading thresholds configurations for denoted LSB, CSB and MSB pages. Each of the multi-phase  $\frac{1}{35}$  reading the negative configurations for the 1 are described below comprises programming schemes that are described below comprises three programming phases. FIGS. 2 and 3 also depict seven reading thresholds, denoted TRH1 . . . TRH7, which are<br>located between adjacent programming levels among the<br>Reading thresholds for a 1

levels  $A \ldots F$ .<br>In the example of FIG. 2, the end-to-end mapping corresponds to a reading scheme by which reading the LSB, CSB and MSB pages requires setting one, two and four reading thresholds, respectively. Such an end-to-end mapping is also referred to as a 1:2:4 mapping. Table 1 depicts an example  $45$  1:2:4 mapping.

TABLE 1

in which the end-to-end mapping								A 1:2:4 end-to-end bits to levels mapping.	
ming levels corresponds to reading by setting two reading thresholds, setting three reading thresholds. T						Level			
also referred to as a 2:3:2 mappi		Н	G		E	$\Box$		в	Page
example of a 2:3:2 mapping.				0					LSB
TARLE <sub>3</sub>	55			$\cup$		0	0 0		CSB MSB

The example FIG. 2 refers to a three-phase programming scheme in which memory controller 40 delivers a single page per programming phase to memory device 24 . In the 60 upper part of FIG. 2, the memory device is assumed to be erased and therefore the threshold voltage distribution of the example a negative voltage level.<br>We now describe each of the programming phases in FIG. 65

2. In programming phase  $#1$ , the memory controller sends an LSB page to the memory device, which temporarily stores

gramming. Another performance criterion relates to page the page in page buffer 58. After R/W unit writes the content reading time, and requires a uniform (or close to uniform) of the LSB page in a respective group of memo s. comprises two separate distributions, corresponding to an Since reading time depends mainly on the sensing time of  $\frac{5}{5}$  LSB bit '1' and '0', respectively.

1.2:4 mapping.<br>
1.2:4 mapping.<br>
1.2:4 mapping .<br>
2.1 mapping .<br>
2.1 mapping .<br>
2.1 mapping . Yet another performance parameter of multi-phase pro-<br>negrammed in phase  $\#1$  to '1' are set to one of the levels<br>denoted AB and CD in the figure, and cells programmed in

in consecutive programming phase than in 1:2:4 mapping<br>in consecutive programmed in phase #2 to each of the<br>in consecutive programming the 2:3:2 mention tuning transition in the 2:3:2 mention tuning tuning term in the 2:3 MSB bits, the R/W unit programs the cells that were programmed in phase  $#2$  to level AB to a respective final In the following description we present several multi-<br>programming level AB to a respective final<br>phase programming schemes and compare their perfor-<br>programming level A to B. Similarly, cells programmed to make programming schemes and compare then performed the performance using the above three performance parameters.<br>
FIGS. 2 and 3 are diagrams that schematically illustrate  $\frac{25 \text{ H3}}{1}$  to one of the respective levels H .

		Reading thresholds for a 1:2:4 mapping	
40		NUMBER OF READ THRESHOLDS	READ THRESHOLDS
45	READ LSB PAGE READ CSB PAGE READ MSB PAGE	4	TR H4 TRH2, TRH6 TRH1, TRH3, TRH5, TRH7

The example of FIG. 3 refers to a programming scheme in which the end-to-end mapping of data bits to programming levels corresponds to reading the LSB and MSB pages by setting two reading thresholds, and the CSB page by setting three reading thresholds. This end-end mapping is also referred to as a 2:3:2 mapping. Table 3 depicts an example of a 2:3:2 mapping.

A 2:3:2 end-to-end bits to levels mapping.									
		Level							
Page	А	В	C	D	Е	F	G	H	
LSB		$\Omega$	0	0	0				
CSB			0	0			$^{()}$		
<b>MSB</b>				0	$^{(1)}$	$\theta$	0		

Table 4 summarized the reading thresholds configurations for 2:3:2 end-to-end mapping of Table 3.



In one embodiment, memory controller 40 delivers all cells that were programmed to '1' and '01' in the first and three data pages, namely the LSB, CSB and MSB data pages second phases, respectively, and programs the identi three data pages, namely the LSB, CSB and MSB data pages second phases, respectively, and programs the identified to memory device 24, in each of the programming phases. cells to level D. The programming scheme in this embodiment is referred to Note that in programming phase #2 of FIG. 3, there are as a naïve  $2 \cdot 3 \cdot 2$  scheme. Since memory device 24 has all the 15 eight partially overlapping levels. In p as a naïve 2:3:2 scheme. Since memory device 24 has all the  $_{15}$  eight partially overlapping levels. In phase #2 of FIG. 2, on<br>three data pages available in page buffer 58 in each of the other hand, there are only four three data pages available in page buffer 58 in each of the the other hand, there are only four levels, which are fully<br>repeated. As a result, programming schemes employing a programming phases, conversion unit 44 can map the data separated. As a result, programming schemes employing a<br>http://www.charactive.org/http://www.charactive.org/http://www.charactive.org/http://www.charactive.org/http:/ bits to respective (possibly not fully separated) program 2:5:2 mapping typically result in low<br>ference compared to 1:2:4 mapping.

For example, to create programming level F that corre-<br>sponds to data bits '110'(in LSB, CSB, MSB order) the mapped to a 1:2:4 representation. The memory controller memory controller maps '110' to level '0' in phase #1, to then programs the mapped bits using a conventional 1:2:4 level FF ('00') in phase #2, and to the final programming  $2^5$  programming scheme that requires only thre level F ('110') in phase #3. The main drawback of the<br>naï2:3:2 scheme is that memory controller 40 delivers three<br>pages per programming phase (i.e., a total of nine pages), as pages per programming phase (i.e., a total of nine pages), as<br>
opposed to only one page per programming phase in the  $\frac{30}{20}$   $\frac{\text{Mapping from } 2:3:2 \text{ to } 1:2:4 \text{ scheme described above.}}{\text{Mapping from } 2:3:2 \text{ to } 1:2:4 \text{ } \text{Mapping from } 2:3:2 \text{ to } 1:2:4 \text{ } \$ 

the LSB, CSB and MSB data pages to one, two, and three pages of mapped bits for the first, second, and third programming phases, respectively. This programming scheme 35 is referred to as an improved  $2:3:2$  scheme, since it requires only six page transfers, compared to nine page transfers in the naïve 2:3:2 scheme. Table 5 below depicts an example mapping of the LSE, CSB and MSB pages (per programming phase), which results in the 2:3:2 end-to-end mapping 40 of Table 3 above.

			Example of bits mapping in each programming phase resulting in 2:3:3 end-to-end mapping.						45	to 1.2.4 representation in each prog of one, two and three phases in the to the memory device. The memory device programs
				Level						example, according to the program
Page	A	В	C	D	Ε	F	G	Н		above. Since the last scheme combi mappings this scheme is also refe
				Data Bits					50	scheme. The drawback of the con
<b>LSB</b>		0	0	$\mathbf 0$	0					results in high programming inter 1:2:4 programming scheme. Note
CSB			0				0			scheme results in 2:3:2 end-to-end
<b>MSB</b>				$\Omega$ Mapped Bits	0	$\Omega$	0			reading scheme as depicted in Tab. In Table 7, the programming sche
Phase#1					0	$\mathbf{0}$	0	-0	55	compared according to three different
Phase#2	11	10	00	$_{01}$	11	10	00	01		
Phase#3	111	011	001	000	010	110	100	101		TABLE 7

Similarly to FIG. 2, in the upper part of FIG. 3, the  $60$  memory device is assumed to be erased, and the threshold voltage distribution comprises only the erased level. After<br>completing the first programming phase, the threshold voltage distribution comprises two separate distributions corresponding to  $A \ldots D$  and  $E \ldots H$  programming levels, 65 respectively. After the second programming phase, the threshold voltage comprises eight distributions that are not

TABLE 4 **hully** separated from one another. As a result, sensing the memory cells to identify their respective programming lev els is typically impossible.

In the third programming phase, all the three data pages are available, and the memory device can identify the memory cells that were programmed to each of the eight AA . . . HH intermediate levels in the second phase, and program these memory cells to respective final program- $\begin{array}{r}\n\text{ming levels A ... H. For example, when the input in phase} \\
\text{In one embodiment, memory controller 40 delivers all} \quad \text{cells that were programmed to '1' and '01' in the first and\n\end{array}$ 

ming levels of the current programming phase so as to<br>guarantee the desired 2:3:2 end-to-end mapping in the final 20<br>programming phase.<br>For example, to create programming level F that corre-<br>For example, to create programm mapped to a 1:2:4 representation. The memory controller then programs the mapped bits using a conventional  $1:2:4$ 

	Mapping from $2.3.2$ to 1.2.4 representation						
Programming level	$2:3:2$ mapping LSB, CSB, MSB	$1:2:4$ mapping LSB, CSB, MSB					
А	1, 1, 1	1, 1, 1					
в	0, 1, 1	1, 1, 0					
C	0, 0, 1	1, 0, 0					
D	0,00	1, 0, 1					
Е	0, 1, 0	0, 0, 1					
F	1, 1, 0	0, 0, 0					
G	1, 0, 0	0, 1, 0					
Н	1, 0, 1	0, 1, 1					

TABLE 5 TABLE 5 TABLE 5 to 1:2:4 representation in each programming phase (instead <sup>45</sup> of one, two and three phases in the 2:3:2 improved scheme) to the memory device.

> The memory device programs the mapped pages, for example, according to the programming scheme of FIG. 2 above. Since the last scheme combines both 1:2:4 and 2:3:3 mappings this scheme is also referred to as a combined scheme. The drawback of the combined scheme is that it results in high programming interference because of the 1:2:4 programming scheme. Note that since the combined scheme results in 2:3:2 end-to-end mapping, it requires a reading scheme as depicted in Table 4 above.

> In Table 7, the programming schemes described above are compared according to three different performance criteria.

		Comparison among several programming scheme	
Performance criterion/ programming scheme	#Page transfers	#Read thresholds	Programming interference level
1:2:4	3	NON-UNIFORM	HIGH
$2:3:2$ Naive	9	<b>UNIFORM</b>	LOW



FIG. 4 is a flow chart that schematically illustrates a<br>method for programming a memory device, in accordance<br>with an embodiment of the present invention. The method<br>begins at a configuration step 100, in which the memory

In a mapping step 104, the memory controller maps input and described hereinabove. Rather, the scope includes both LSB, CSB and MSB data pages into one or more mapped combinations and sub-combinations of the various featur LSB, CSB and MSB data pages into one or more mapped combinations and sub-combinations of the various features pages. If configured to the 2:3:2 mapping, bits mapping unit described hereinabove, as well as variations and mo pages. If configured to the 2:3:2 mapping, bits mapping unit described hereinabove, as well as variations and modifica-<br>72 maps the LSB, CSB and MSB data pages in each 20 tions thereof which would occur to persons skilled programming phase according, for example, to the mapping upon reading the foregoing description and which are not depicted in Table 5 above. Otherwise, the selected configu-<br>ration is the combined mapping mode, and bits mapping unit<br>erence in the present patent application are to be considered 72 maps the LSB, CSB and MSB pages to 1:2:4 representation according to Table 6 above.

mapped pages of step 104 to memory device 24. In the 1:2:3 implicitly in the present specification, only the definitions in and combined modes, the memory controller delivers a total the present specification should be con number of six or three pages, respectively. The memory The invention claimed is:<br>device receives the mapped pages and stores them tempo- 30 1. A method for data storage, comprising: device receives the mapped pages and stores them tempo- 30 rarily in page buffer 58. At a programming step 112, the receiving a plurality of data bits to be stored in a memory memory device writes the mapped pages in array 28. The device that includes multiple memory cells; memory device writes the mapped pages in array 28. The device that includes multiple memory cells;<br>memory device applies a suitable programming scheme based upon a desired page read time, selecting a particular depending on the end-to-end mapping configuration and on end-to-end mapping;<br>the current programming phase. For example, in an embodi- 35 mapping the plurality of data bits into a plurality of the current programming phase. For example, in an embodi- 35 mapping the plurality of data bits into a plurality of ment, the memory device applies one the programming mapped bits using the particular end-to-end mapping,

After applying the final (third in the present example) than a number of the plurality of data bits;<br>programming phase, the memory controller may read any of storing the plurality of data bits in the memory device by the LSB, CSB and MSB pages as required. At a reading 40 programming each memory cell of a subset of the phase 116, the memory device reads the LSE, CSB and MSB multiple memory cells to a respective one of a plurality phase 116, the memory device reads the LSE, CSB and MSB pages using reading thresholds as given in Table 4 above, Note that since both the 2:3:2 and combined modes result in bits in the memory cells and a programming scheme 2:3:2 end-to-end mapping, they share a common reading that guarantees the particular end-to-end mapping, 2:3:2 end-to-end mapping, they share a common reading phase. Following step  $116$  the method terminates.

The configurations in the methods described above are of data bits from the memory device in accordance with emplary configurations and other suitable configurations the particular end-to-end mapping; and exemplary configurations and other suitable configurations the particular end-to-end mapping; and can also be used. For example, Tables 1 and 3 above depict selecting the particular end-to-end mapping based on a can also be used. For example, Tables 1 and 3 above depict selecting the particular end-to-end mapping based on a example 1:2:4 and 2:3:2 end-to-end mappings, in which level of programming interference experienced by the example 1:2:4 and 2:3:2 end-to-end mappings, in which level of programming interference experienced by the 3-bit combinations corresponding to adjacent programming 50 memory device, which includes selecting a 1:2:4 end-3-bit combinations corresponding to adjacent programming 50 memory device, which includes selecting a 1:2:4 end-<br>levels differ in only one bit. Since most reading errors occur to-end mapping that uses one, two and four rea when falsely detecting that a cell is programmed to a level thresholds to read each of a LSB, CSB, and MSB pages adjacent to the true level, such mappings ensure that such a start of life of the memory device, and switchin adjacent to the true level, such mappings ensure that such at a start of life of the memory device, and switching to events result in no more than a single bit error. In alternative a 2:3:2 end-to-end mapping that uses two

levels whose number and positions are different from those **2.** The method according to claim 1, wherein the plurality depicted in the figures are also applicable. As an example, in 60 of data bits includes a Least Signifi FIG. 2 the threshold voltage distribution after the second phase may comprise four separate distributions (rather than

In some embodiments, different end-to-end mappings can for reading each of the LSB and MSB page be used in different situations. For example, when control- 65 reading thresholds for reading the CSB page. ling multiple memory devices, the memory controller can<br>3. The method according to claim 2, wherein mapping the<br>used different end-to-end mapping in different devices or in plurality of data bits includes mapping the LSB,

TABLE 7-continued different areas within a given device. For example, the memory device can select the 1:2:4 or 2:3:2 end-to-end mapping based on a trade-off among three possibly conflicting requirements — 1) storage reliability, which is dominated 5 by interference. 2) programming time, which is dominated by interference, 2) programming time, which is dominated by 10 accesses, and 3) reading time. For example, at start of life of the memory device, the storage reliability is considered to be high even in the presence of interference, and therefore the controller may choose to operate with the 1:2:4<br>10 end-to-end mapping. At a later time, when programming

ntroller selects a 2:3:2 or combined mapping mode.<br>In a mapping step 104, the memory controller maps input and described hereinabove. Rather, the scope includes both erence in the present patent application are to be considered an integral part of the application except that to the extent the tation according to Table 6 above.  $25 \text{ any terms are defined in these incorporated documents in a}$ <br>At a sending step 108, the memory controller delivers the manner that conflicts with the definitions made explicitly or manner that conflicts with the definitions made explicitly or

- 
- 
- schemes described in FIGS. 2 and 3 above, respectively. Wherein a number of the plurality of mapped bits is less<br>After applying the final (third in the present example) than a number of the plurality of data bits;
	- of programming levels using the plurality of mapped<br>bits in the memory cells and a programming scheme
	- after storing the plurality of data bits, reading the plurality
- embodiments, other 1:2:4 and 2:3:2 mappings can be used. 55 thresholds for reading each of the LSB and MSB pages<br>The programming schemes presented in FIGS. 2 and 3 are exemplary, and in alternative embodiments, other progr

pages, and wherein the particular end-to-end mapping two in the figure).<br>In some embodiments, different end-to-end mappings can<br>for reading each of the LSB and MSB pages, and three

plurality of data bits includes mapping the LSB, CSB and

MSB pages to multiple mapped pages included in the wherein to select the particular end-to-end mapping, plurality of mapped bits, and wherein programming each the storage circuitry is further configured to select a memory memory cell of the subset of the multiple memory cells includes applying multiple programming phases to each memory, and select a 2:3:2 end-to-end mapping in memory cell of the subset of the multiple memory cells 5 response to a determination the level of program-

each programming phase of the multiple programming 9. The apparatus according to claim 8, wherein the phases, each memory cell of the subset of the multiple 10 plurality of data bits includes a Least Significant Bit (LSB), nemory cells using a number of the plurality of multiple a Central Significant Bit (CSB) and a Most Significant Bit<br>manned pages that depends on the programming phase (MSB) pages, and wherein the particular end-to-end map-

programming phases include first, second and third pro-<br>gramming each of the LSB and MSB page.<br>gramming phases, and wherein programming the each 15 reading thresholds for reading the CSB page.

to the programming levels according to a 1:2:4 mapping that  $25$  11. The apparatus according to claim 10, wherein apply to the programming levels according to a 1:2:4 mapping that  $25$  11. The apparatus according to claim uses one, two and four reading thresholds to read the LSB, CSB, and MSB pages, respectively.

gramming scheme includes multiple programming phases, memory cell of the subset of the multiple memory cells<br>and wherein programming each memory cell of the subset of 30 using a number of the mapped pages that depends on t and wherein programming each memory cell of the subset of  $30<sup>20</sup>$  using a number of the matrice pages the mapped pages on the mapped pag the multiple memory cells using the mapped bits includes programming phase.<br>
programming phase .<br>
programming phase is according to claim 10, wherein the<br>
memory cells using one of the mapped pages in each of the multiple memory cells using one of the mapped pages in each of the multiple programming phases include first, second and third<br>programming phases, and wherein to program each memory

- 
- 
- memory cells to a respective one of a plurality of 45 thresholds to read the LSB, CSB, and MSB pages, respective programming levels using the plurality of mapped tively .<br> **14.** The apparatus according to claim 13, wherein
- 
- select the particular end-to-end mapping based on a program one of the mapping interference experienced by ming phases. level of programming interference experienced by the memory; and

14<br>wherein to select the particular end-to-end mapping, memory cell of the subset of the multiple memory cells 5<br>
using the multiple mapped pages.<br> **4.** The method according to claim 3, wherein applying the<br>
multiple programming phases includes programming, in<br>
and the multiple

mapped pages that depends on the programming phase. (MSB) pages, and wherein the particular end-to-end map-<br>5. The method according to claim 3, wherein the multiple ping includes a 2:3:2 mapping that uses two reading thres

gramming phases, and wherein programming the each 15 reading thresholds for reading the CSB page.<br>
memory cell of the subset of the multiple memory cells<br>
includes programming the number of the subset of the<br>
multiple memo

further configured to program, in each programming phase included in the multiple programming phases, program each 7. The method according to claim 6, wherein the pro-<br>neuron includes multiple programming phases included in the multiple programming phases, program each<br>memory cell of the subset of the multiple memory cells

programming phases, and wherein to program each memory<br>
8. An apparatus for data storage, comprising:<br>
35 cell of the subset of the multiple memory cells, the storage a memory including multiple memory cells; and circuitry is further configured to program each memory cell<br>storage circuitry configured to:<br>using one, two, and three mapped pages in the first, second be provided to : using one, two, and three mapped pages in the first, second receive a plurality of data bits for storage; and third programming phases, respectively.

based upon a desired page read time, select a particular **13**. The apparatus according to claim 9, wherein to map end-to-end mapping;<br>
<sup>40</sup> the plurality of data bits, the storage circuitry is further map the plurality of map the plurality of data bits into a plurality of mapped<br>bits, wherein a number of the plurality of mapped<br>bits is less than a number of the plurality of data bits;<br>https://exampled bits correspond to the programming leve program each memory cell of a subset of the multiple ing to a 1:2:4 mapping that uses one, two and four reading memory cells to a respective one of a plurality of 45 thresholds to read the LSB. CSB, and MSB pages, respec-

programming scheme comprises multiple programming read the plurality of data bits from the memory in programming scheme comprises multiple programming<br>accordance with the particular end-to-end manning: so phases, and wherein the storage circuitry is configured to accordance with the particular end-to-end mapping;  $\frac{50}{20}$  phases, and wherein the storage circuitry is computed to  $\frac{1}{20}$  beginning based on a program one of the mapped pages in each of the program-

\* \* \* \* \*