

(54) POWER MOSFET DEVICE STRUCTURE FOR HIGH FREQUENCY APPLICATIONS (58) Field of Classification Search

- FOR HIGH FREQUENCY APPLICATIONS

(71) Applicants: Anup Bhalla, Santa Clara, CA (US);

Daniel Ng., Campbell, CA (US); (56) Daniel Ng., Campbell, CA (US); Tiesheng Li, San Jose, CA (US); Sik K. Lui, Sunnyvale, CA (US)
- (72) Inventors: Anup Bhalla, Santa Clara, CA (US); Daniel Ng., Campbell, CA (US); Tiesheng Li, San Jose, CA (US); Sik K. Lui, Sunnyvale, CA (US)
- (73) Assignee: Alpha and Omega Semiconductor Alpha and Omega Semiconductor * cited by examiner
Incorporated, Sunnyvale, CA (US)
- patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 14/629,229
- (22) Filed: Feb. 23, 2015

(65) **Prior Publication Data**

US 2016/0247899 A1 Aug. 25, 2016

Related U.S. Application Data

- (62) Division of application No. $12/658,450$, filed on Feb. 9, 2010, now Pat. No. 8,163,618, which is a division (Continued)
- (51) Int. Cl.
 $H0IL$ 21/337 (2006.01)
 $H0IL$ 29/66 (2006.01) H01L 29/66

(Continued)

(52) U.S. Cl.
CPC .. $H01L$ 29/66712 (2013.01); $H01L$ 29/42368 (2013.01) ; $H01L$ 29/42376 (2013.01);
(Continued)

(12) **United States Patent** (10) Patent No.: US 9,806,175 B2
Bhalla et al. (45) Date of Patent: Oct. 31, 2017

(45) Date of Patent: Oct. 31, 2017

- USPC 438 / 268 , 186 See application file for complete search history.
- References Cited

U.S. PATENT DOCUMENTS

(*) Notice: Subject to any disclaimer, the term of this P_{t} / (74) Attorney, Agent, or Firm — Bo-In Lin to any disclaimer, the term of this (74) Attorney, Agent, or Firm — Bo-In Lin

(57) ABSTRACT

This invention discloses a new switching device supported on a semiconductor that includes a drain disposed on a first surface and a source region disposed near a second surface of said semiconductor opposite the first surface . The switch ing device further includes an insulated gate electrode disposed on top of the second surface for controlling a source to drain current. The switching device further includes a source electrode interposed into the insulated gate electrode for substantially preventing a coupling of an electrical field between the gate electrode and an epitaxial region underneath the insulated gate electrode . The source electrode further covers and extends over the insulated gate for covering an area on the second surface of the semicon ductor to contact the source region. The semiconductor substrate further includes an epitaxial layer disposed above and having a different dopant concentration than the drain region. The insulated gate electrode further includes an insulation layer for insulating the gate electrode from the source electrode wherein the insulation layer having a thickness depending on a Vgsmax rating of the vertical power device.

7 Claims, 16 Drawing Sheets

Related U.S. Application Data

of application No. 11/125,506, filed on May 1, 2005, now Pat. No. 7,659,570.

 (51) Int. Cl.

- - (2013.01); $H01L$ 29/7802 (2013.01); $H01L$ 29/0878 (2013.01); H01L 29/1095 (2013.01)

Substrate

Drain

Fig. 1A

Substrate

Drain

Substrate

Drain

Fig. 1C

Source Metal Source ILD Body Gate EPI **Gate** Thick Dielectric Dielectric

Substrate

Drain

Substrate

Drain

Fig. $1E$

Source Metal

Substrate

- Drain

Source

 $Fig. 2$

Fig. 3A

Fig. 3B

Fig. 4E

Fig. 5A

Fig. 5B

105

Fig. 5C

Fig. 5E

Fig. 6B

Fig. 6C

Fig. 6D

Fig. 6E

Fig. 6F

$$
Fig. 6G
$$

Fig. 6D-1


```
Fig. 6E-1
```


Fig. $6F-1$

Fig. 7A

| 105

Fig. 7D

Fig. 7E

Fig. 7F

$$
Fig. 7F-1
$$

Fig.7G-1

Fig. 8A

Fig. 8B

co-pending application Ser. No. 13/436,192. Application 5 some fringing electric field couplings between the gate
Ser. No. 13/436,192 is a Divisional Application of applica-
tion Ser. No. 12/658,450 filed on Feb. 9, 2010 n into Patent and Application U.S. Pat. No. 8,163,618, and nate the fringing capacitance repatent application Ser. No. 12/658,450 is a Divisional Appli-
between the gate and the drain. cation of application Ser. No. 11/125,506 filed on May 1, 10 Baliga disclosed in U.S. Pat. No. 5,998,833 another 2005 now issued into U.S. Pat. No. 7,659,570. The Disclo- DMOS cell as that shown in FIG. 1F to reduce the ga sures made in the patent application Ser. Nos. $12/658,450$ and $11/125,506$ are hereby incorporated by reference.

device configuration and fabrication process of semiconduc-
to Switching devices. More particularly, this Invention 20 high frequency switching performance can be achieved tor Switching devices. More particularly, this Invention 20 high frequency switching performance can be achieved.

relates to a novel and improved device configuration and Therefore, a need still exists in the art to provi fabrication process for providing high frequency power improved device configuration and manufacturing methods switching devices.

to provide MOSFET device with further reduced gate-drain

switch power devices, conventional device configurations
and manufacturing processes of power switching devices are
still limited by speed-limiting capacitance between the gate
still limited by speed-limiting capacitance b and drain of the power transistors, e.g., MOSFET and IGBT. It is therefore an object of the present invention to There is an urgent need to overcome such limitations espe- 30 provide, an improved MOSFET device with a reduc There is an urgent need to overcome such limitations espe- 30 cially when high frequency switching Power supplies are cially when high frequency switching Power supplies are gate-drain capacitance by first reducing the gale-drain over-
Providing power to wide range of electronic devices.
lapping area with a specially configured gate. The

capacitance for the typical planar and trenched DMOS cell 35 of FIGS. 1A and 1C respectively. Specifically, a terrace gate of FIGS. 1A and 1C respectively. Specifically, a terrace gate to reduce the input and feedback capacitance to prove the dielectric layer that is thicker than regular gate oxide layer transient efficiency for better switchi is formed under a terrace gate. The gate-drain capacitance is Specifically, it is an object of the present invention to reduced because there is a thicker terrace gate oxide layer provide an improved MOSFET device with a n between the gate and the drain. For a trenched DMOS cell 40 shown in FIG. 1D, similarly, a thicker gate oxide layer is shown in FIG. 1D, similarly, a thicker gate oxide layer is for achieving dual purposes of reducing the overlapping area formed at the bottom of the trench to reduce the gate-drain between the gate and drain and to preventi formed at the bottom of the trench to reduce the gate-drain between the gate and drain and to preventing electric field capacitance. However, such device configurations still have coupling between the gate and the epitaxia capacitance. However, such device configurations still have coupling between the gate and the epitaxial layer underneath problems and limitations. One problem with the terrace the gate thus significant reduce the gate to d gate-oxide design is that the process is not self-aligned; 45 Higher switching speed and reduced transient losses are therefore it hard to reduce the cell size . In carrying out the achieved with the improved switching device disclosed in process of forming the terraced gate the terrace dielectric this invention.
and gate electrode are subject to lithographic misalignment. Briefly in a preferred embodiment this invention discloses The size of the device is increased due to a requirement to a vertical power device supported on a semiconductor that allow for misalignment tolerance between the terraced gate $\frac{1}{20}$ so includes a drain disposed on a allow for misalignment tolerance between the terraced gate 50 and the terrace dielectric layer. A second problem for this and the terrace dielectric layer. A second problem for this region disposed near a second surface of the semiconductor design is that the thick terrace dielectric layer reduces the opposite said first surface. The vertical design is that the thick terrace dielectric layer reduces the opposite said first surface. The vertical power device further accumulation of carrier in the drain area under the dielectric includes an insulated gate electro accumulation of carrier in the drain area under the dielectric includes an insulated gate electrode disposed on top of the terrace and this increases the Rdson of the device. Further-
second surface for controlling a sourc terrace and this increases the Rdson of the device. Further-
more, the reduction of Crss is limited by the thickness of the 55 source electrode is interposed into the insulated gate elecmore, the reduction of Crss is limited by the thickness of the 55 source electrode is interposed into the insulated gate electrone terrace dielectric. This is especially true for the thick trench trode for substantially pr terrace dielectric. This is especially true for the thick trench trode for substantially preventing a coupling of an electrical bottom oxide approach in trench device where the thick field between the gate electrode and an bottom oxide approach in trench device where the thick field between the gate electrode and an epitaxial region bottom oxide is hard to make. The increase of oxide thick-
underneath the Insulated gate electrode. The source bottom oxide is hard to make. The increase of oxide thick - underneath the Insulated gate electrode. The source elec-
ness in the trench bottom also reduces the accumulation of trode further covers and extends over the ins carriers in the drain region under the thick oxide hence 60 increase the device on-resistance Rdson.

In another patented invention U.S. Pat. No. 5,894,150, further includes an epitaxial layer disposed above and hav-
Hshieh et al, disclose a split gate configuration to achieve a ing a different dopant concentration than th Hshieh et al, disclose a split gate configuration to achieve a ing a different dopant concentration than the it region. The purpose of reducing the gate-drain capacitance. The gate of insulated gate electrode further inclu a DMOS cell is split into two segments as that shown in FIG. 65 **1E**. The split gate configuration reduces the gate-drain

POWER MOSFET DEVICE STRUCTURE gate-drain capacitance from the gate-drain overlapping
FOR HIGH FREQUENCY APPLICATIONS areas. It is clear that the split gate configuration disclosed by Hshieh does achieve gate-drain capacitance reductions.
This Patent Application is a Divisional Application of a
However, with the split gate configuration, there are still electrode. Further improvements are still required to eliminate the fringing capacitance resulted from such couplings

DMOS cell as that shown in FIG. 1F to reduce the gate-drain capacitance by placing the source electrode underneath a trenched gate. There are some shielding effects provided by the source electrode underneath the trenched gate. However, BACKGROUND OF THE INVENTION 15 similar to a configuration as that shown in FIG. 1E, there are still fringing capacitance between the gate electrodes and the epitaxial layer connected to the drain electrode. Therefore, 1. Field of the Invention epitaxial layer connected to the drain electrode. Therefore,
The invention disclosed herein relates generally to the further improvements are still required to further reduce the
device configurat

vitching devices.

2. Description of the Prior Art **the contact and the access of the capacitance** such that the above-discussed limitations as now 2. Description of the Prior Art capacitance such that the above-discussed limitations as now As there is an ever growing demand for high frequency 25 encountered in the prior art can be resolved.

oviding power to wide range of electronic devices.
Providing area with a specially configured gate. The gate is
Referring to FIGS. 1A to 1D for conventional techniques patterned as split gate with interposing bore for dep Referring to FIGS. 1A to 1D for conventional techniques patterned as split gate with interposing bore for depositing a wherein FIGS. 1B and 1D show a reduction of the gate-drain source metal into the interposing cavity. Th source metal into the interposing cavity. The gate is further insulated with dielectric layer having a predefined thickness

provide an improved MOSFET device with a novel configuration by interposing a source metal into a gate electrode

trode further covers and extends over the insulated gate for covering an area on the second surface of the semiconductor increase the device on resistance Rdson. to contact the source region. The semiconductor substrate
In another patented invention U.S. Pat. No. 5,894,150, further includes an epitaxial layer disposed above and havinsulated gate electrode further includes an insulation layer for insulating the gate electrode from the source electrode 1E. The split gate configuration reduces the gate-drain wherein the insulation layer has a thickness that is depend-
capacitance because it eliminates the contribution to the ing on a Vgsmax rating of the vertical power de ing on a Vgsmax rating of the vertical power device. In another preferred embodiment, the insulated gate electrode

FIGS. 8A to 8C are a series of cross sectional views for

further includes an insulation layer for insulating the gate

Illustrating alternate processes for manuf further includes an insulation layer for insulating the gate electrode from the source electrode and the insulation layer alternate MOSFET device of this invention.
has a greater thickness surrounding an outer edge of the gate
electrode for allowing an alignment tolerance for etchin electrode for allowing, an alignment tolerance for etching a 5 contact opening, hi a preferred embodiment, a vertical power device further includes an N-channel MOSFET cell. power device further includes an N-channel MOSFET cell.

In another Preferred embodiment, a vertical power device FET device M includes a gate, drain and source electrodes

the semiconductor. The method further includes a step a 15 the drain and the source. In the power MOSFET parlance,
applying mask for patterning a plurality of gates with the input capacitance Ciss, feedback capacitance Crs in the gates for allowing a layer of source metal to interpose into the gates. The method further includes a step of depos- $\frac{Ciss = Cgd + Cgs}{C}$ iting a metal layer over a plurality of patterned gates $_{20}$ followed by a step applying a metal mask for patterning a $\frac{Crs s = Cgd}{s}$ gate metal and a source metal with the source layer intergate metal and a source metal with the source layer inter Coss = Cds + Crss posing into the gates.

These and other objects and advantages of the present The input capacitance Ciss is inversely proportional to the

invention will no doubt become obvious to those of ordinary 25 achievable maximum frequency the MOSFET device can skill in the art after having read the following detailed operate. Therefore, in order to increase the opera skill in the art after having read the following detailed description of the preferred embodiment, which is illustrated quency, a design approach is to reduce the input capacitance in the various drawing figures.

Furthermore, the input capacitance Ciss and the feedback

BRIEF DE

FI cell with a terrace gate.
FIG. 1C is a cross sectional view of a basic trenched
Referring to FIG. 3A for a planar MOSI

illustrating alternate processes for manufacturing an alter-

Inlike the conventional MOSFET cell, the gate is now

formed with split segments. Each segment is surrounded by

for illustrating alternate processes for manufacturing an 60 alternate MOSFET device of this invention.

for illustrating alternate processes for manufacturing another capacitance Cgd, the dielectric layer 135 is thinned with the alternate MOSFET device of this invention.
Source metal 140 introduced between the split segments

FIFT device THET device THET device wherein the gate and source electrodes
further includes a P-channel MOSFET cell.
This invention further discloses a method for manufac-
turing to power MOSFET device. The method includes output capacitance Coss are determinate by the follows:

Ciss .

30 capacitance Crss also determine the efficiency of the MOS-FET device by affecting the device operation characteristics FIG. 1A is a cross sectional view of a basic planar DMOS during a switching transient. Higher capacitance increases the switching transient time therefore increases the switch-FIT cell.
FIG. 1B is a cross sectional view of a basic planar DMOS ing loss. Therefore, it is desirable to reduce the input FIG. 1B is a cross sectional view of a basic planar DMOS ing loss. Therefore, it is desirable to reduce the input FET cell with a terrace gate.

³⁵ capacitance and the feedback capacitance.

FIG. 1C is a cross sectional view of a basic trenched Referring to FIG. 3A for a planar MOSFET cell 100 as a pMOSFET cell 100 as a preferred embodiment of this invention. The MOSFET cell MOS FET cell.
FIG. 1D is a cross sectional view of a basic trenched 100 is formed in a semiconductor substrate 101 with a drain FIG. 1D is a cross sectional view of a basic trenched 100 is formed in a semiconductor substrate 101 with a drain DMOS FET cell with a thick oxide layer at the bottom of the region of a first conductivity type, e.g., an N' trench. 40 formed at a bottom surface. The planar MOSFET cell is
FIG. 1E is a cross sectional view of a planar MOSFET cell formed on top of an epitaxial layer 105 of a first conductivity with a split polysilicon gate.
FIG. 1F is a cross sectional view of a MOSFET cell with tration than the substrate. A body region 120 of a second FIG. 1F is a cross sectional view of a MOSFET cell with tration than the substrate. A body region 120 of a second a shielded trench gate.
conductivity type, e.g., a P-body 120 is formed in the shielded trench gate.

FIG. 2 shows an equivalent circuit of a power MOSFET. 45 epi-layer 105 and the body region 120 encompasses a some FIG. 2 shows an equivalent circuit of a power MOSFET. 45 epi-layer 105 and the body region 120 encompasses a some FIGS. 3A and 3B are two alternate cross sectional views region 125 of the first conductivity type, e.g., N+ FIGS. 3A and 3B are two alternate cross sectional views region 125 of the first conductivity type, e.g., N+ source of improved planar MOSFET with a source electrode pen-region 125. Each MOSFET cell 100 further includes a etrating into a space surrounded by a polysilicon gate of this polysilicon gate 130 disposed on top of a portion of body
invention.
FIGS. 4A to 4E are a series of cross sectional views for 50 125 and a portion of drain reg illustrating the processes for manufacturing a MOSFET dielectric layer 135 is formed to surround the gate 130.
device of this invention.
FIGS. 5A to 5E are a series of cross sectional views for implanted into the top EPI r illustrating alternate processes for manufacturing a MOS-
FET device of this invention. S dopant concentration improves the conductivity of the ET device of this invention.
FIGS. 6A to 6G are a series of cross sectional views for MOSFET.

te MOSFET device of this invention. formed with split segments. Each segment is surrounded by FIGS. 6D-1 to 6F-1 are a series of cross sectional views the gate dielectric layer 135. Furthermore, the space between the gate dielectric layer 135. Furthermore, the space between the gate segments 130 that extended above the epitaxial ternate MOSFET device of this invention. layer 105 between the source regions is filled with a source FIGS. 7A to 7G are a series of cross sectional views for metal layer 140. The source metal 140 is electrically con-FIGS. 7A to 7G are a series of cross sectional views for metal layer 140. The source metal 140 is electrically con-
illustrating alternate processes for manufacturing another nected to the source regions 125 and further pr illustrating alternate processes for manufacturing another nected to the source regions 125 and further provide as a alternate MOSFET device of this invention.

shield to shield the gate segments 130 from the epitaxial ernate MOSFET device of this invention. shield to shield the gate segments 130 from the epitaxial
FIGS. 7F-1 to 7G-1 are a series of cross sectional views 65 layer 105. For the purpose of further reducing the gate-drain FIGS. 7F-1 to 7G-1 are a series of cross sectional views 65 layer 105. For the purpose of further reducing the gate-drain for illustrating alternate processes for manufacturing another capacitance Cgd, the dielectric layer source metal 140 introduced between the split segments of

MOSFET cells as discussed above is now terminated at the Vgsmax rating of the MOSFET cell 100. In a preferred source metal 140 now disposed between the space extended embodiment, the insulated gate electrode 130 further source metal 140 now disposed between the space extended embodiment, the insulated gate electrode 130 further across the split gate 130. The source metal 140 is held at a 5 includes an insulation layer 135 for insulating t fixed DC potential in most applications thus shielding the electrode 130 from the source electrode 140 wherein the gate from the large swings of the drain potential. The value insulation layer 135 having greater thickness gate from the large swings of the drain potential. The value insulation layer 135 having greater thickness surrounding an of the Crss is therefore dramatically reduced. As will be outer edges of the gate electrode for allo of the Crss is therefore dramatically reduced. As will be outer edges of the gate electrode for allowing an alignment further discussed below, the thick oxide layer 135 surround-
tolerance for etching a contact opening. In ing the gate 130 as that shown in FIG. 3A is to provide 10 enough alignment tolerance for opening the contact.

The structure in FIG. 3B employs only a thin inter-layer MOSFET cell 100 further comprises a channel MOSFET dielectric (ILD) 135' to deliberately increase the input cell. capacitances in applications where a low ratio of Crss/Ciss Referring to FIGS. 4A to 4E for a basic "poly first" is desirable, such as in synchronous FETs, or in bridge 15 processing steps for fabrication of a thin MOSFET. applications. Thus, not only is the value of Crss dramatically 4A, the fabrication process starts by growing an initial oxide reduced, but the value of Cgs, and therefore Ciss is signifi-
cantly increased. Unlike the terraced gate dielectric process grown on a N+ substrate (not shown). An active mask is cantly increased. Unlike the terraced gate dielectric process grown on a N+ substrate (not shown). An active mask is shown in FIG. 1B where the size of device is limited by the applied to etch a portion of the oxide layer shown in FIG. 1B where the size of device is limited by the applied to etch a portion of the oxide layer 115 to define an lithographic misalignment between the terrace dielectric and 20 active area followed by an N-type JF lithographic misalignment between the terrace dielectric and 20 active area followed by an N-type JFET (junction field effect the gate electrode, the cell structure of FIGS. 3A and 3B transistor) ion implant, e.g., an ars the gate electrode, the cell structure of FIGS. 3A and 3B transistor) ion implant, e.g., an arsenic implant, and applying does not suffer from this drawback. Furthermore, while the an elevated temperature to drive down the does not suffer from this drawback. Furthermore, while the an elevated temperature to drive down the N region 110 into control of gate capacitance depends on the critical dimen-
the EPI 105. In FIG. 4B, a gate oxide layer sional (CD) control of the terraced oxide and the gate Then, a polysilicon layer 130 is formed followed by apply-
electrode in the structure of FIG. 1B, control of the gate 25 ing a poly mask to define a plurality of polys electrode in the structure of FIG. 1B, control of the gate 25 capacitance is simplified in this invention. The gate capaci-
tance according to a configuration shown in FIGS. 3A and
ions is carried out followed by a body diffusion for driving tance according to a configuration shown in FIGS. 3A and ions is carried out followed by a body diffusion for driving 3B depends only on the dimension of the gate electrode. The the P-body region 120 with an elevated tempe thickness of the ILD 135 or 135' between the gate and source 4D, a source mask is applied to carry out an N-type ion metal disposed above the gate and to the left and to the right 30 source implant followed by source diffu metal disposed above the gate and to the left and to the right 30 of the gate is set by the maximum gate-source voltage rating. source regions 125. The N+ implant and drive processes This gate-source voltage rating also sets the minimum gate may be carried out either with or without a ma dielectric thickness. However, this minimum thickness of gate dielectric layer may not be practical for many highspeed applications because thin oxide layers increase the 35 capacitance Cgs therefore increase the input capacitance top surface followed by applying a special contact mask to Ciss, which eventually decrease the maximum operable can out a contact etch to remove specific portions of Ciss, which eventually decrease the maximum operable frequency. In FIG. 3B, the minimum ILD thickness is frequency. In FIG. 3B, the minimum ILD thickness is inter-layer dielectric layer 135'. A metal layer 140 is then constrained by the quality of the films, grown or deposited, deposited on top followed by applying a metal ma the interface with the gate electrode, the radius of curvature 40 of the gate electrode top corners, and the interface with the respectively. A metal alloy or silicidation of contacts can be source metal. Therefore, on the one hand, the thickness of applied preceding this step. The fabri source metal. Therefore, on the one hand, the thickness of applied preceding this step. The fabrication process pro-
the dielectric in the region between the two Polysilicon gates ceeds with passivation layer deposition an and the interposed source electrode suppresses Crss is better passivation is required for providing necessary reliability.
when it is thin. However, this must be balanced against the 45 The top surface may now be solder pl

effect transistor (MOSFET) cell supported on a semicon- 50 alloying step may be performed if needed.
ductor substrate. The MOSFET cell further includes an Referring to FIGS. 5A to 5E for an alternate "poly-last"
insulated insulated gate electrode 130 disposed on top of and extend-
ing over an epitaxial region 105 of the semiconductor fabrication process starts by growing an initial oxide layer substrate surrounded by a body region 120 of the MOS FET 115 on a top surface of an N-epi layer 105. An active mask cell 100. The MOSFET cell further includes a source elec- 55 is applied to etch a portion of the oxide lay cell 100. The MOSFET cell further includes a source elec- 55 is applied to etch a portion of the oxide layer 115 to define trode 140 interposed into the insulated gate electrode 130 the implant block for the active cells a trode 140 interposed into the insulated gate electrode 130 the implant block for the active cells and the termination and disposed above the epitaxial region 110 for substantially guard ring. The fabrication process contin preventing a coupling of n electrical field between the gate IFET (junction field effect transistor) ion implant, e.g., an electrode 130 and the epitaxial region 105. In a preferred arsenic implant, and a P-type ion implant to form the body embodiment, the source electrode 140 further extends over 60 region. A mask may be needed to keep the bo embodiment, the source electrode 140 further extends over ω region. A mask may be needed to keep the body implant out the insulated gate 135 for contacting a source region 125 a the channel stop area of the termination the insulated gate 135 for contacting a source region 125 encompassed in the body region 120. In a preferred embodiencompassed in the body region 120. In a preferred embodi-
ment, the semiconductor substrate further includes a drain region 110 and the p-body region 120 into the EPI 105. In region 105 disposed below and having a different dopant FIG. 5B, a source mask is applied to carry out an N-type ion concentration than the epitaxial region 105. In another 65 implant to define a plurality of N+ source reg concentration than the epitaxial region 105. In another 65 preferred embodiment, the insulated gate electrode 130

6

the gate electrode 130. The fringing field from the gate 130 gate electrode 130 from the source electrode 140 wherein
to terminate at the epitaxial layer 105 in the conventional the insulation layer 135 having a thickness the insulation layer 135 having a thickness depending on a tolerance for etching a contact opening. In a preferred embodiment, the MOSFET cell 100 further comprises an ough alignment tolerance for opening the contact.
The structure in FIG. 3B employs only a thin inter-layer MOSFET cell 100 further comprises a channel MOSFET

may be carried out either with or without a mask. A Mask may be used to pattern the N+ area within the cell, and keep it away from the device periphery. In FIG. 4E, an inter-layer dielectric layer 135', e.g., a BPSG layer, is deposited on the deposited on top followed by applying a metal mask for defining the source metal 140 and the gate metal 150 ceeds with passivation layer deposition and patterning if ultimately limited by the Vgsmax rating of the device. The fabrication processes is completed with backside grind-
According to FIGS. 3A and 3B, and above descriptions, ing and metal deposition to complete the structure. A implant may be used in the back to improve contact and an alloying step may be performed if needed.

fabrication process starts by growing an initial oxide layer region 110 and the p-body region 120 into the EPI 105. In FIG. 5B, a source mask is applied to carry out an N-type ion preferred embodiment, the insulated gate electrode 130 source implant mask is used to pattern the N+ area within the further comprising an insulation layer 135 for insulating the cell, and keep it away from the device peri cell, and keep it away from the device periphery. In FIG. 5C,

used if oxide is not needed in the termination top surface. In
FIG. 5D, a gate oxide layer 135 is first grown followed by
depositing a polysilicon layer 130 and patterning the poly-
s be left over much of the termination i silicon layer into a plurality of polysilicon gate 130 for the enhancing reliability. This may allow one to skip the final
DMOS cells and to form gate bus and the termination enserivation step DMOS cells and to form gate bus and the termination
structure. It may use a Poly/Silicide stack, or Poly/W film
with this process for low resistance gate electrodes. Alter-
natively, a silicide process using a spacer betwe to the source legions 125 and the gates 130. The contact opened and patterned to the active cell and gate poly 130.

mask is further configured to remove a middle portion The P+ contact implant is performed as a shallow im between the gates 130 such that the source metal 140 is
disposed immediately next to the gate-insulating layer 135' segments 130. The processes as shown in FIG. 6D-1 to 6F-1
wherein the gate 130 provides a central opening wherein the gate 130 provides a central opening to allow a 20 source metal 140 to penetrate therein. A metal layer is then deposited on top followed by applying a metal mask for of a poly film. This spacer may be formed after the body
defining the source and gate metal 140 and 150 respectively. drive or after source implant.
As shown in FIG. 5 with a channel stop where a drain metal 160 penetrates into 25 process flow to fabricate a planar MOSFET of this invention etched open space of a polysilicon layer 130-T by fion. In FIG, 7A, the fabrication process starts an etched open space of a polysilicon layer $130 - T$ by tion. In FIG. 7A, the fabrication process starts by growing an applying the contact mask in the termination area. The initial oxide layer 115 on a top surface of N-Ep applying the contact mask in the termination area. The initial oxide layer 115 on a top surface of N-Epi substrate fabrication process is completed with passivation layer $\frac{105}{2}$ An active mask is applied to etch a po

process now to fabricate a planar MOSFET of this invent-
the N region 110 into the substrate 105. In FIG. 7B, a gate
initial oxide $\frac{1}{10}$ in FIG . At the fabrication process starts by growing and oxide layer 135 is sh initial oxide layer 115 on as top surface of N-Epi substrate
105 Ap active mask is applied to atch a portion of the oxide 25 diffusion process. Then, a polysilicon layer 130 is formed 105. An active mask is applied to etch a portion of the oxide 35 diffusion process. Then, a polysilicon layer 130 is formed
layer 115 to define an active area followed by an N-type followed by applying a poly mask to defin layer 115 to define an active area followed by an N-type followed by applying a poly mask to define a plurality of
IEET (innetion field effect transistor) ion implant e.g. an polysilicon gate 130 on the top surface. In FIG JFET (junction field effect transistor) ion implant, e.g., an polysilicon gate 130 on the top surface. In FIG . 7C, a body a arsenic implant and applying an elevated temperature to implant with P-type ions is carried out f arsenic implant, and applying an elevated temperature to implant with P-type ions is carried out followed by a
drive down the N region 110 into the substrate 105. In FIG diffusion process for driving the P-body region 120 drive down the N region 110 into the substrate 105. In FIG. diffusion process for driving the P-body region 120 with an 6B, a gate oxide layer 135 is shown that is grown through 40 elevated temperature. The P-body impla 6B, a gate oxide layer 135 is shown that is grown through 40 elevated temperature. The P-body implant is carried out with a thermal oxidation process. Then a polysilicon layer 130 is special body block to keep the body a thermal oxidation process. Then, a polysilicon layer 130 is special body block to keep the body dopants out of the gap formed followed by applying to poly mask to define as 134 in the poly layer 130. In FIG. 7D, a source formed followed by applying to poly mask to define as plurality of polysilicon gate 130 on the top surface. In FIG. 6C, a body implant with P-type ions is carried out with source diffusion to form the N+ source regions 125. Again, special body block 133 to keep the body dopants out of the 45 the source mask is specially configured to ke gap 134 in the poly layer 130. The process proceeds with a dopant out of the gaps 134 in the poly gates 130. In FIG. 7E, body diffusion for driving the P-body region 120 with an an oxide layer 136 to grown by thermal oxida top surface is grown during the body diffusion process. In deposition of a thin nitride layer less than 500 A serving as FIG. 6D, a thin nitride layer 135" is deposited over the top 50 an etch stop layer 137. In one emb FIG. 6D, a thin nitride layer 135" is deposited over the top 50 an etch stop layer 137. In one embodiment the nitride layer surface. A source mask 138 is applied to etch the thin nitride is 100-250 A. A thick layer of BPSG layer then carry out an N-type ion source implant followed of the nitride layer 137 followed by wet etch to remove the by source diffusion to form the N source regions 125. As BPSG from the active area. In FIG. 7F, the nit by source diffusion to form the N source regions 125. As BPSG from the active area. In FIG. 7F, the nitride layer 137 shown in FIG. 6D, the mask 138 also keeps the source is stripped followed by applying a contact mask 148 dopants out from the polysilicon gap 134 . In FIG. 6E, an 55 oxidizing source drive is used to grown a thicker oxide 139 oxidizing source drive is used to grown a thicker oxide 139 149. A contact implant is carried out. In FIG. 7G, a metal with a thickness of approximately 500 A-5000 A in the layer is deposited followed by applying a mask fo regions not covered by nitride. This oxide will serve as the and patterning a source metal 140 and gate metal 150. FIG.
interlayer dielectric, so a deposited film is no longer needed. TF-1 shows a variation of FIG. 7F the In FIG. 6F, contacts 142 are opened and patterned to the 60 active area contact region. That will lead to device with the active cell and gate poly 130. The P+ contact implant is structure as in FIG. 7G-2 as a variation active cell and gate poly 130. The P+ contact implant is structure as in FIG performed it is shallow enough not to penetrate the oxide-
shown in FIG. 7G. nitride-oxide (ONO) stack in the area 134 between the poly In above-described processes, in order to round the top gate segments 130. A mask will be needed if the contact corner of the Poly gate electrode 130 to minimize g implant energy will cause the dopant to penetrate through 65 this dielectric layer. In FIG. 6G, the metal is deposited, on the device and patterned to form the source metal 140 and

a mask is employed to strip off the oxide layer 115 from the gate metal 150. The fact that the dielectric layer 135' and active area. Alternatively blanket wet etch process may be 135" separating the gate poly 130 from the

6F to use a nitride spacer formed is on the poly edges instead of a poly film. This spacer may be formed after the body

rabrication process is completed with passivation layer
deposition followed by a passivation etch and a backside
metal deposit process similar to that described for FIG. 4E. 30
Referring to FIGS. 6A to 6G for an alternate applied to early out an N-type on source implant followed by is stripped followed by applying a contact mask 148 for carrying out a contact etch to pattern the contact openings layer is deposited followed by applying a mask for etching

> corner of the Poly gate electrode 130 to minimize gat-source
leakage and maximize oxide rupture voltage, various techniques may be applied. These techniques may include the following options:

We claim:

Pattern transfer to the Poly using a slope in the resist top corner

- A small Isotropic etch of the Poly top corner, 2-5 times of the gate oxide thickness
- Use a 500 A oxide only top of the Poly. Subsequent source 5 re-oxidation will round of the top corner of the Poly. This corner rounding allows the thinnest films to be. used between gate and source, without degrading Vgs-
max beyond the limit set by the gate oxide.

10 The oxide thickness between the gate and source electrode is accurately controlled using a sacrificial nitride process thus:

- A controlled oxide is either grown during the body or source drive, or deposited on the wafer (or a combina- $_{15}$) tion .
This oxide is covered by a thin nitride layer.
If it is desirable to have BPSG covering the termination
-
- area for better reliability, that film is deposited next. A mask is applied and it is wet etched with which leaves 20 the nitride untouched.
- The nitride may now be wet stripped for all the areas not covered with BPSG without affecting the well con-
trolled thickness of the underlying oxide.
- It may not be necessary to stripe the nitride, if it is ink part 25 of the dielectric stack.
Next, we proceed with the contact formation and metal
- deposition as in the other processes .
- Given that both a nitride and BPSG film exist over the termination, it may now be possible to skip the passi- 30

vation step.
Referring to FIGS. 8A to 8C for an alternate "poly-last" process flow to fabricate a planar MOSFET of this inven tion. After completing the fabrication processes similar to that shown in FIGS. 5A to 5C. FIG. 8A shows a gate oxide 35 layer 135 is first grown followed by depositing a polysilicon layer 130. The poly silicon layer 130 is patterned using an oxide hardmask 135 . The oxide hardmask will be kept in place to reduce Ciss. In FIG. 8B, a thin oxide layer 135' is grown on the polysilicon sidewall to serve as the dielectric 40 between the Poly and source-shielding plug. A nitride spacer 135" is formed by LPCVD deposition and etch back to protect the sidewall. A wet oxidation is performed to thicken the oxide layer 135 over the contact and between gate Poly areas 135" to the desired thickness. Then the spacer nitride 45 135" may be stripped, or if a greater thickness and reliability is desired, left in place. This nitride-oxide sequence can be skipped if the thin oxide grown is adequate for the design. In FIG. 8C, a contact mask is applied to etch and pattern the contact followed by the deposition and patterning of the 50 metal layer as the processes as that described in FIG. 5E above. Clearly, most of these processing flows employed to keep a thin dielectric between the gate polysilicon openings over the drain epitaxial layer 110 and source electrode 140 penetrating between the opening etched in the center of the 55 gate polysilicon for forming an effective Cgd shield can be transferred between the "Poly last" and "Poly first" process as described above.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be 60 understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those skid led in the art after reading the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alterations 65 and modifications as fall within the true spirit and scope of the invention.

10

1 . A method for manufacturing a power MOSFET device in a semiconductor substrate comprising:
implanting a JFET (iunction field effect transistor) region

- of a first conductivity type in an upper portion of the semiconductor substrate followed by growing a gate oxide layer on a top surface of the semiconductor substrate then depositing a gate layer on top of the gate oxide layer followed by applying a gate mask to etch and pattern the gate layer into a plurality of planar gates on the top surface of the semiconductor substrate wherein each of the planar gates is patterned into two split gate segments separated by a segment gap;
- implanting body regions of a second conductivity type in the upper portion of the semiconductor substrate with a top surface of the body region surrounding a bottom surface of the planar gate followed by applying a source mask to implant source regions encompassed by the body regions ;
- depositing an inter-layer insulation layer covering over an entire top surface of the MOSFET device wherein the insulation layer forming a dip slot over each of the segment gaps separating the split gate segments wherein the dip slot vertically extending below a top surface of the split gate segments; and
- applying contact trench mask for opening a plurality of source contact trenches and opening a plurality of gate contact trenches through the inter-layer insulation layer followed by depositing a top metal layer and patterning the top metal layer into a source metal with the source metal filling the dip slots of the insulation layer formed between the split gate segments wherein the source metal filling the dip slots vertically extending below a
top surface of the split gate segments.
-
- 2. The method of claim 1 further comprising:
applying a metal mask for patterning the top metal layer into a gate metal for contacting said planar gates through the gate contact trenches.
3. The method of claim 1 wherein:
the step of applying the contact trench mask for opening
-
- the source contact trenches further comprising a step of opening the source contact trenches to vertically extend into an upper portion of the body and source regions for the source metal to vertically extend into the source and body regions below the top surface of the semiconduc
-
- 4. The method of claim 1 wherein:
said step of opening the source contact trenches comprising a step of implant a heavily doped contact region of the second conductivity type below the source contact trenches for enhancing an electrical contact between the source metal to the source regions and the body regions.
- 5. The method of claim 1 wherein:
- said step of opening the gate contact trenches through the inter-layer insulation layer further comprising a step of opening a drain contact trench through the inter-layer insulation layer in a termination area; and
- the step of depositing the top metal layer and patterning prising a step of patterning the top metal layer into a channel stop in the termination area with the channel stop vertically extended into the drain contact trench for electrically connecting to a drain of the power MOSFET device through the semiconductor substrate .

5

6 . The method of claim 1 wherein :

the method for manufacturing the power MOSFET device further comprising a step of manufacturing said power

MOSFET device as an N-channel MOSFET device.
7. The method of claim 1 wherein:

the method for manufacturing the power MOSFET device further comprising a step of manufacturing said power MOSFET device as an P-channel MOSFET device.

* * * *