

## (12) **United States Patent** (10) Patent No.: US 9,806,171 B2<br>Kwok et al. (45) Date of Patent: Oct. 31, 2017

(54) METHOD FOR MAKING SOURCE AND DRAIN REGIONS OF A MOSFET WITH EMBEDDED GERMANIUM-CONTAINING LAYERS HAVING DIFFERENT GERMANIUM **CONCENTRATION** 

- (71) Applicant: Taiwan Semiconductor<br>Manufacturing Company, Ltd.,<br>Hsin-Chu (TW)
- (72) Inventors: Tsz-Mei Kwok, Hsin-Chu (TW); (56) References Cited Kun-Mu Li, Zhudong Township (TW); Hsueh-Chang Sung, Zhubei (TW); Chii-Horng Li, Zhubei (TW); Tze-Liang Lee, Hsin-Chu (TW)
- 7.943,969 B2 5/2011 Yang et al.<br> **Manufacturing Company, Ltd.,**<br>
Hsin-Chu (TW) FOREIGN PATENT DOCUMENTS
- $(*)$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.:  $15/149$ ,  $756$
- (21) Appl. No.:  $15/149,756$ <br>(22) Filed: **May 9, 2016**
- (65) Prior Publication Data

US 2016/0254364 A1 Sep. 1, 2016

## Related U.S. Application Data

- (62) Division of application No. 13/968, 751, filed on Aug.<br>16, 2013, now Pat. No. 9, 337, 337.
- $(51)$  Int. Cl.



## $(45)$  Date of Patent: Oct. 31, 2017

- (52) U.S. Cl.<br>
CPC  $\ldots$  H01L 29/66636 (2013.01); H01L 21/02636  $(2013.01)$ ; **H01L 21/265** (2013.01); (Continued)
- (58) Field of Classification Search CPC ......... H01L 21/02636; H01L 21/76895; H01L 21/823814; H01L 29/66545; H01L 29/66628; H01L 29/66636; H01L 29/7848 See application file for complete search history.

## U.S. PATENT DOCUMENTS





Primary Examiner — Anh Mai (74) Attorney, Agent, or  $Firm$  - Slater Matsil, LLP

## ( 57 ) ABSTRACT

An integrated circuit structure includes a gate stack over a semiconductor substrate, and an opening extending into the semiconductor substrate, wherein the opening is adjacent to the gate stack . A first silicon germanium region is in the opening, wherein the first silicon germanium region has a first germanium percentage . A second silicon germanium region is over the first silicon germanium region, wherein the second silicon germanium region has a second germanium percentage higher than the first germanium percentage.<br>A third silicon germanium region is over the second silicon germanium region, wherein the third silicon germanium region has a third germanium percentage lower than the second germanium percentage.

## 20 Claims, 12 Drawing Sheets



 $(51)$  Int. Cl.



U . S . CI . CPC . . . . . . . . . . . . . . . . . . HOIL 21 / 76895 ( 2013 . 01 ) ; HOIL 21/823814 (2013.01); H01L 29/7847  $(2013.01)$ ;  $H01L$  29/7848  $(2013.01)$ ;  $H01L$ 29/66545 (2013.01); H01L 29/66628 (2013.01)

### References Cited  $(56)$

## U.S. PATENT DOCUMENTS

8, 324, 043 B2 \* 12/2012 Kim ................... H01L 21/26506 257/E21.634 8, 338, 831 B2 \* 12/2012 Tamura ........... HOIL 21/823807<br>257/190 \* cited by examiner

16011 21/768<br>
(2006.01)<br>
16011 21/768<br>
(2006.01)<br>
CPC (2005.001)<br>
CPC (2013.01): H011 20/6636<br>
CPC (2013.01): H011 21/76895 (2013.01): H011 2007/0235802 A1 102007 Chong et al.<br>
21/76895 (2013.01): H011 29/7847 (2013.01): H 8,344,447 B2 \* 1/2013 Lin ....................... H01L 29/165 257/327 8,563,382 B2 \* 10/2013 Nishikawa ...... H01L 21/823807 257/408 8, 815, 713 B2 8/2014 Sung et al.<br>
9, 627, 512 B2 \* 4/2017 Cheng ................. H01L 29/66636<br>
9, 666, 686 B2 \* 5/2017 Li .......................... H01L 29/66636 9, 666, 686 B2 \* 5/2017 Li ....................... H01L 29/66636<br>2003/0017667 A1 1/2003 Park et al. 2003 / 0017667 AL 1 / 2003 Park et al . 2007 / 0235802 Al 10 / 2007 Chong et al . 2009 / 0108308 AL 4 / 2009 Yang et al . 2012 / 0181625 A1 7 / 2012 Kwok et al . 2013 / 0207166 AL 8 / 2013 Chen et al . 2013 / 0234217 A1 \* 9 / 2013 Lin . . . HO1L 29 / 66636 257/288 2015/0021688 A1 1/2015 Sung et al.<br>
2015/0021696 A1 1/2015 Sung et al.<br>
2015/0041852 A1 2/2015 Kwok et al.<br>
2015/0214366 A1 \* 7/2015 Chang ................ H01L 29/7848 257/192



Fig. 1



Fig. 2



Fig. 3



Fig. 4



Fig. 5



Fig. 6



Fig. 7



Fig. 8

10



Fig. 9

 $10$ 



Fig. 10



Fig. 11



**Distance to Substrate** 

Fig. 12

# EMBEDDED GERMANIUM-CONTAINING<br>LAYERS HAVING DIFFERENT GERMANIUM

ence . Ser. No. 13/968,751, filed on Aug. 16, 2013, and entitled semiconductor substrate, forming spacers on sidewalls of the substrate along the substrate along the substrate along the substrate along "MOS Device Having Source and Drain Regions with the gate stack, forming recesses in the silicon substrate along "<br>Enthanked Companism Containing Diffusion Demina", 10 the gate spacers, and epitaxially growing SiGe stresso Embedded Germanium Containing Diffusion Barrier,  $\frac{10}{10}$  the gate spacers, and epitaxially growing SiGe stressors in the recesses. The epitaxy SiGe stressors apply a compressive which application is hereby incorporated herein by refer-

circuits in which the MOS devices are located. Therefore,  $\frac{10}{20}$  are used to designate like elements.<br>
methods for improving the performance of the MOS devices FIG. 1 illustrates substrate 20, which is a portion of w

diate stages in the manufacturing of a Metal-Oxide Semiconductor (MOS) device in accordance with some exem- may comprise silicon oxide and/or a high-k material having

germanium percentages in the epitaxy regions of the MOS <sup>35</sup> device in accordance with some embodiments.

The making and using of the embodiments of the disclo-<br>sure are discussed in detail below. It should be appreciated, As shown in FIG. 2, Lightly Doped Drain/source (LDD)<br>however, that the embodiments provide many applicabl however, that the embodiments provide many applicable regions 30 are formed, for example, by implanting a p-type concepts that can be embodied in a wide variety of specific impurity such as boron and/or indium into substra

conductor devices (e.g., Metal-Oxide Semiconductor LDD implantation may be performed using energies in a (MOS) devices) has enabled continued improvement in range between about 1 keV and about 10 keV, and a dosage (MOS) devices) has enabled continued improvement in range between about 1 keV and about 10 keV, and a dosage speed, performance, density, and cost per unit function of so in a range between about  $1 \times 10^{13}/\text{cm}^2$  and a integrated circuits over the past few decades. In accordance It is appreciated, however, that the values recited throughout with a design of the MOS devices and one of the inherent the description are merely examples, and region underlying a gate between a source and drain of a<br>MOS device alters a resistance associated with the channel 55 and about 30 degrees. In addition, pocket regions 32 may<br>region, thereby affecting a performance of the region reduces a source-to-drain resistance of the MOS strate 20. The pocket implantation may be tilted, with the tilt device, which, assuming other parameters are maintained angle greater than the tilt angle of the LDD im relatively constant, may allow an increase in the current flow 60 some embodiments, the tilt angle of the pocket implantation between the source and drain when a sufficient voltage is in a range between about 15 degree and

stress may be introduced into the channel region of a MOS Referring to FIG. 3, gate spacers 34 are formed on the device to improve carrier mobility. Generally, it is desirable 65 sidewalls of gate dielectrics 24 and gate e device to improve carrier mobility. Generally, it is desirable 65 to induce a tensile stress in the channel region of an n-type MOS ("NMOS") device in a source-to-drain direction, and

**METHOD FOR MAKING SOURCE AND** to induce a compressive stress in the channel region of a<br>**DRAIN REGIONS OF A MOSFET WITH** p-type MOS ("PMOS") device in a source-to-drain direcp-type MOS ("PMOS") device in a source-to-drain direction.

FING DIFFERENT GERMANIUM An available method for applying compressive stresses to<br>CONCENTRATION 5 the channel regions of PMOS devices is growing SiGe the channel regions of PMOS devices is growing SiGe stressors in the source and drain regions. Such a method typically includes the steps of forming a gate stack on a This application is a divisional of U.S. patent application typically includes the steps of forming a gate stack on a<br>r No. 13/968.751, filed on Aug. 16, 2013, and entitled semiconductor substrate, forming spacers on sidew stress to the channel region, which is located between a source SiGe stressor and a drain SiGe stressor.

BACKGROUND 15 (MOS) device with stressors is provided in accordance with<br>15 MOS) device with stressors is provided in accordance with<br>15 MOS ( ) warious exemplary embodiments. The intermediate stages of Metal-Oxide Semiconductor (MOS) devices are key components of integrated circuits. The performance of MOS<br>ponents of integrated circuits. The performance of MOS<br>devices are discussed. Throughout the various devices affect

10. Substrate 20 may be a bulk semiconductor substrate such as a silicon substrate, or may have a composite structure BRIEF DESCRIPTION OF THE DRAWINGS<br>
such as a Silicon-On-Insulator (SOI) structure. Alterna-<br>
25 tively, other semiconductor materials that include group III, For a more complete understanding of the embodiments, group IV, and/or group V elements may also be comprised and the advantages thereof, reference is now made to the in substrate 20, which semiconductor materials may incl and the advantages thereof, reference is now made to the in substrate 20, which semiconductor materials may include following descriptions taken in conjunction with the accom-<br>silicon germanium, silicon carbon, and/or III-

panying drawings, in which:<br>FIGS. 1 through 11 are cross-sectional views of interme- 30 Gate stacks 22 are formed over substrate 20, and include<br>diate stages in the manufacturing of a Metal-Oxide Semi-<br>gate dielectrics 24 plary embodiments; and a high k value, for example, higher than about 7. Gate<br>FIG. 12 schematically illustrates an exemplary profile of electrodes 26 may include commonly used conductive mate-FIG. 12 schematically illustrates an exemplary profile of electrodes 26 may include commonly used conductive mate-<br>trunanium percentages in the epitaxy regions of the MOS 35 rials such as doped polysilicon, metals, metal s nitrides, and combinations thereof. Gate stacks 22 may also include hard masks 28, which may comprise silicon nitride, DETAILED DESCRIPTION OF ILLUSTRATIVE for example, although other materials such as silicon car-<br>EMBODIMENTS bide, silicon oxynitride, and the like may also be used. In the bide, silicon oxynitride, and the like may also be used. In the 40 embodiments in which replacement gates are formed, hard embodiments in which replacement gates are formed, hard

impurity such as boron and/or indium into substrate 20. Gate stacks  $22$  and hard masks  $28$  act as implantation masks so contexts. The specific embodiments discussed are illustra- 45 stacks 22 and hard masks 28 act as implantation masks so tive, and do not limit the scope of the disclosure. In that the inner edges of LDD regions 30 are subst Reduction in the size and the inherent features of semi-<br>conductor devices (e.g., Metal-Oxide Semiconductor LDD implantation may be performed using energies in a different values. The LDD implantation may be tilted or impurity such as arsenic, phosphorus, or the like into subangle greater than the tilt angle of the LDD implantation. In some embodiments, the tilt angle of the pocket implantation applied to the gate of the MOS device. For clarity, pocket regions 32 are not illustrated in subse-<br>To further enhance the performance of MOS devices, quent drawings.

some embodiments, each of gate spacers 34 includes a silicon oxide layer (not shown) and a silicon nitride layer

about 50 Å, and the thickness of the silicon nitride layer may of the sidewall portions of SiGe layers 38, wherein distance<br>be in a range between about 50 Å and about 200 Å. In  $\tau_2$  is measured at a denth equal to D2/2, be in a range between about 50 Å and about 200 Å. In T<sub>2</sub> is measured at a depth equal to D<sub>2</sub>/2, which is a half of alternative embodiments, gate spacers 34 include one or 5 the depth D<sub>2</sub> of recess 36. Maintaining value alternative embodiments, gate spacers 34 include one or 5 the depth D2 of recess 36. Maintaining values  $T1$  and T2 to more layers, each comprising silicon oxide, silicon nitride, be preater than certain values (for examp

openings 36 in substrate 20. The isotropic etch may be a dry 15 Will be discussed subsequently.<br>
etch, wherein the etching gas may be selected from CF<sub>4</sub>, Cl<sub>2</sub>, Referring to FIG. 6, epitaxy layers 40 are grown over<br>
NF. NF<sub>3</sub>, SF<sub>6</sub>, and combinations thereof. Depth D1 of opening SiGe layers 38 through an epitaxy process. In some embodi-<br>36 may be in a range between about 150 Å and about 500 ments, epitaxy layers 40 are SiGe layers, which Å, for example. In alternative embodiments, the isotropic germanium atomic percentage significantly higher than the

expand openings 36. The wet etching may be performed, for nium-rich SiGe layers 40 starts, the process conditions are example, using Tetra-Methyl Ammonium Hydroxide adjusted, and the flow rate ratio of the flow rate of germa-<br>(TMAH), a potassium hydroxide (KOH) solution, or the 25 nium-containing precursors (such as GeH<sub>a</sub>) to the flow ra (TMAH), a potassium hydroxide (KOH) solution, or the 25 like. In some exemplary embodiments, the TMAH solution like. In some exemplary embodiments, the TMAH solution of silicon-containing precursors (such as  $SiH_4$ ) is signifi-<br>has a concentration in a range between about 1 percent and cantly increased. As a result, germanium-rich has a concentration in a range between about 1 percent and cantly increased. As a result, germanium-rich SiGe layers 40 about 30 percent. After the wet etching, facets may be have a second germanium atomic percentage GP2 s about 30 percent. After the wet etching, facets may be have a second germanium atomic percentage GP2 signifi-<br>formed in openings 36, which facets include (111) planes of cantly greater than germanium percentage GP1 in SiGe substrate 20. In some exemplary embodiments, after the wet 30 layers 38. In some exemplary embodiments, germanium

remove the silicon oxide that is formed as a result of the 35 layers 40 may be be nature oxidation of the exposed surfaces in openings 36. Some embodiments.

nature oxidation of the exposed surfaces in openings 36. Some embodiments.<br>
FIG. 5 illustrates the formation of Silicon Germanium Furthermore, during the epitaxy for forming epitaxy (SiGe) layers 38, which are formed as th epitaxy, SiGe is epitaxially grown in openings 36 (FIG. 4) proceeding of the epitaxy. The p-type impurity concentration through Selective Epitaxial Growth (SEG), forming SiGe 40 in epitaxy regions 40 is greater than the players 38. The process gases may include  $H_2$ ,  $N_2$ , dichloro-<br>silane (DCS), SiH<sub>4</sub>, GeH<sub>4</sub>, and/or the like. The temperature PIM40/PIM38, which is the ratio of p-type impurity consilane (DCS), SiH<sub>4</sub>, GeH<sub>4</sub>, and/or the like. The temperature PIM40/PIM38, which is the ratio of p-type impurity con-<br>of wafer 10 during the epitaxy may be in a range between centration PIM40 in epitaxy regions 40 to p-t of wafer 10 during the epitaxy may be in a range between about  $600^{\circ}$  C. and about  $900^{\circ}$  C. In some embodiments, an etching gas is added to promote the selective growth on the 45 3. Ratio PIM40/PIM<br>exposed surfaces of substrate 20, but not on dielectrics such some embodiments. expose of substrated surfaces of substrated surfaces of substrated substrated such some embody such some embodiments and an explorers allows and prices gases may be in a range between about 10 torr and epitaxy regions 40 t process gases may be in a range between about 10 torr and epitaxy regions 40 through an epitaxy process. In some embodiments, epitaxy layers 42 are SiGe layers, which have

38, no p-type impurity is in-situ doped, or substantially no than the germanium atomic percentage GP2 in SiGe layers p-type impurity (for example, with a p-type impurity con-<br>40. Epitaxy layers 42 are referred to as SiGe l p-type impurity (for example, with a p-type impurity con-<br>centration lower than about  $10^{14}/\text{cm}^3$ ) is doped. In alterna-<br>hereinafter. When the epitaxy of SiGe layers 42 starts, the tive embodiments, during the epitaxy, p-type impurities are process conditions are adjusted, and the flow rate ratio of the doped while the growth proceeds. For example, when boron 55 flow rate of germanium-containing prec doped while the growth proceeds. For example, when boron 55 flow rate of germanium-containing precursors (such as is to be doped,  $B_2H_6$  may be included in the process gases. GeH<sub>a</sub>) to the flow rate of silicon-containi is to be doped,  $B_2H_6$  may be included in the process gases. GeH<sub>4</sub>) to the flow rate of silicon-containing precursors (such The p-type impurities in SiGe layers 38 may be doped to a as SiH<sub>4</sub>) is significantly reduced. first p-type impurity concentration PC1 lower than about atomic percentage GP3 in SiGe layers 42 is significantly 1E20/cm<sup>3</sup>. SiGe layers 38 may have a first germanium lower than germanium percentage GP2 in epitaxy regions atomic percentage GP1 in a range between about 10 percent 60 and about 30 percent, for example, although different ger-

ments, thickness T1 of SiGe layers 38, which thickness is the percent. The formation of epitaxy regions 42 finishes when thickness of the bottom portions of SiGe layers 38, is smaller 65 the top surfaces of SiGe layers 42 than about 20 nm. Thickness T1 may also be in a range than the interface between gate dielectric 24 and substrate between about 5 nm and about 30 nm. Furthermore, distance 20. between about 5 nm and about 30 nm. Furthermore, distance

over the silicon oxide layer, wherein the silicon oxide layer T2 is between about 1 nm and about 20 nm. Distance T2 is may have a thickness in a range between about 15 Å and the lateral distance between the left edge and t more layers, each comprising silicon oxide, silicon intride,<br>silicon oxynitride, and/or other dielectric materials. The<br>avantageously keep the subsequently formed germanium-<br>available formation methods include Plasma Enhan As also shown in FIG. 3, in accordance with some<br>embodiments, an isotropic etch may be performed to form  $\frac{mn}{m}$ , may maintain the benefit of reducing boron diffusion, as<br>openings 36 in substants 20. The isotropic etch

etch step in FIG. 3 is skipped, and the step in FIG. 4 is 20 germanium atomic percentage in SiGe layers 38. Through-<br>performed to form openings 36 as shown in FIG. 4. out the description, epitaxy layers 40 are referred to cantly greater than germanium percentage GP1 in SiGe etching, depth D2 of openings 36 may be in a range between atomic percentage GP2 is in a range between about 30  $\AA$  and about 800  $\AA$ , for example. out 300 Å and about 800 Å, for example.<br>A pre-clean may be performed, for example, using an ference (GP2–GP1) may be between about 10 percent and A pre-clean may be performed, for example, using an ference (GP2-GP1) may be between about 10 percent and HF-based gas or a SiCoNi-based gas. The pre-clean may about 50 percent. Thickness T3 of germanium-rich SiGe about 50 percent. Thickness T3 of germanium-rich SiGe layers 40 may be between about 1 nm and about 10 nm in

concentration PIM38 in SiGe layers 38, is greater than about 3. Ratio PIM40/PIM38 may also be greater than about 2 in

out 200 torr.<br>In some embodiments, during the epitaxy of SiGe layers 50 a germanium atomic percentage GP3 significantly lower In some embodiments, during the epitaxy of SiGe layers 50 a germanium atomic percentage GP3 significantly lower<br>38, no p-type impurity is in-situ doped, or substantially no than the germanium atomic percentage GP2 in SiGe 1021 lower than germanium percentage GP2 in epitaxy regions 40. In some exemplary embodiments, germanium atomic and about 30 percent, for example, although different ger-<br>manium percentages may also be used.<br>about 50 percent. Germanium percentage difference (GP2anium percentages may also be used.<br>SiGe layers 38 are formed as thin layers. In some embodi-<br>GP3) may be between about 10 percent and about 50 GP3) may be between about 10 percent and about 50 percent. The formation of epitaxy regions 42 finishes when 10

p-type impurity may be in-situ doped with the proceeding of remaining replacement gates include gate dielectrics  $24'$  and the epitaxy. Furthermore, the p-type impurity concentration gate electrodes  $26'$ . Gate dielectric the epitaxy. Furthermore, the p-type impurity concentration gate electrodes 26'. Gate dielectrics 24' may comprise a<br>in epitaxy regions 42 is greater than the p-type impurity in high-k dielectric material with a k value gr in epitaxy regions 42 is greater than the p-type impurity in high-k dielectric material with a k value greater than about SiGe layers 38. In some embodiments, the p-type impurity  $\frac{5}{7.0}$  for example, and gate electrod

taxy, the flow rate of the germanium-containing precursor ing the exposed surfaces of capping layers  $44$ . A anneal is (such as GeH<sub>4</sub>) may be gradually and continuously changed. In these embodiments, in the layer in which the germanium After the reaction, a layer of metal silicide is formed<br>percentages gradually change, the lower portions of the layer between silicon and the metal. The un-reacted percentages gradually change, the lower portions of the layer between silicon and the metal. The un-reacted metal is have germanium percentages lower than the germanium 20 selectively removed through the use of an etchant have germanium percentages lower than the germanium 20 percentages of the upper portions , the resulting germanium attacks the metal but does not attack silicide . As a result of

in SiGe layers  $38$ ,  $40$ , and  $42$  as functions of the vertical 25 distance from the respective regions to the top surface of distance from the respective regions to the top surface of a not silicided. After the silicidation, there may be some substrate 20. The vertical distance is marked as D3 in FIG. remaining portions of capping layers 44 rema substrate 20. The vertical distance is marked as D3 in FIG. remaining portions of capping layers 44 remaining not 7. Regions 38, 40, and 42 and the respective germanium silicided, wherein the remaining portions 44 are leve concentrations GP1, GP2, and GP3 are marked in FIG. 12. and are on the opposite sides of, source/drain silicide regions FIG. 12 illustrates that regions 38 and 42 have continuously 30 52. increased germanium percentages, and a germanium per-<br>
FIG. 11 illustrates the formation of source/drain contact<br>
centage hump is generated in region 40 due to the abrupt<br>
plugs 54, which are formed by filling a conductive centage hump is generated in region 40 due to the abrupt plugs 54, which are formed by filling a conductive material increase in the germanium percentage from GP1 to GP2 and such as tungsten, copper, aluminum, titanium, co increase in the germanium percentage from GP1 to GP2 and such as tungsten, copper, aluminum, titanium, cobalt, sili-<br>the abrupt reduction from GP2 to GP3.<br>con, germanium, and/or the like, into openings 48, and

After the formation of SiGe regions 42, capping layers 44 35 are formed over SiGe regions 42 through epitaxy, as shown in FIG. 8. Capping layers 44 may have a composition (including the elements contained therein and the percent-(including the elements contained therein and the percent-<br>ages of the elements) different from the composition of SiGe source and drain regions. regions 42. Capping layers 44 may be pure silicon layers 40 The embodiments of the present disclosure have some with no germanium comprised therein, or substantially pure advantageous features. High germanium regions have with no germanium comprised therein, or substantially pure advantageous features. High germanium regions have good silicon layers with, for example, less than 2 percent, or 1 ability for preventing the diffusion of boron. silicon layers with, for example, less than 2 percent, or 1 ability for preventing the diffusion of boron. Therefore, by percent, germanium. Accordingly, capping layers 44 are forming germanium-rich SiGe layers adjacent to alternatively referred to as silicon caps throughout the strate, the boron diffusion from the source/drain regions of description. Capping layers 44 may be in-situ doped with 45 the MOS device to the substrate may be retar description. Capping layers 44 may be in-situ doped with 45 the MOS device to the substrate may be retarded by ger-<br>p-type impurities with the proceeding of the epitaxy, or not manium-rich SiGe layers. The germanium-rich S in-situ doped. In the embodiments that no p-type impurity or and the SiGe regions above may thus have high-boron<br>substantially no p-type impurity is doped during the epitaxy concentrations without the concern of having too of SiGe layers 38, 42, and/or capping layers 44, a p-type boron diffused in to channels. Since a thin layer of SiGe with impurity implantation may be performed to form source and 50 a low germanium percentage is inserted b impurity implantation may be performed to form source and 50 drain regions for the respective MOS device.

Next, referring to FIG. 9, hard masks 28 (refer to FIG. 8), caused by lattice mismatch between the germanium and replacement gates are formed to SiGe layers and the substrate is minimized. replace gate dielectrics 24 and gate electrodes 26 in accor- In accordance with some embodiments, an integrated dance with some embodiments. In alternative embodiments, 55 circuit structure includes a gate stack over a semiconductor gate dielectrics 24 and gate electrodes 26 are not replaced substrate, and an opening extending into gate dielectrics 24 and gate electrodes 26 are not replaced substrate, and an opening extending into the semiconductor with replacement gates. In the embodiments replacement substrate, wherein the opening is adjacent to th gates are formed, gate dielectrics 24 and gate electrodes 26 A first silicon germanium region is in the opening, wherein (FIG. 8) act as dummy gates that are removed. FIG. 9 the first silicon germanium region has a first germanium illustrates an exemplary structure including the replacement 60 percentage. A second silicon germanium region is illustrates an exemplary structure including the replacement 60 gates. The formation process may include forming Intergates. The formation process may include forming Inter-<br>Layer Dielectric (ILD) 46, performing a CMP to level the germanium region has a second germanium percentage top surfaces of ILD 46 with the top surface of gate electrodes higher than the first germanium percentage. A third silicon 26 (or hard mask 28, if any), and removing the dummy gates. germanium region is over the second sil A gate dielectric layer and a gate electrode layer may then 65 region, wherein the third silicon germanium region has a<br>be formed to fill the openings left by the removed dummy third germanium percentage lower than the sec gates, followed by a CMP to remove excess portions of the nium percentage.

During the epitaxy for forming epitaxy regions 42, a gate dielectric layer and the gate electrode layer. The p-type impurity may be in-situ doped with the proceeding of remaining replacement gates include gate dielectrics Signer and the p-type impurity in the p-type manual on contentation PIM42 in epitaxy regions 42 and the p-type emploid on a metal alloy. ILD 46 may be formed of a dielectric impurity concentration PIM48 in SiGe layers 38

profile in regions 38 and 42 may be similar to what are the silicidation, source/drain silicide regions 52 extend into shown in FIG. 12. FIG . 12 schematically illustrates germanium percentages Alternatively, the top portions of capping layers 44 are SiGe layers 38, 40, and 42 as functions of the vertical 25 silicided, and the bottom portions of capping lay

> con, germanium, and/or the like, into openings 48, and performing a CMP to level the top surface of contact plugs 54 with the top surface of ILD 46. MOS transistor 60 is thus formed, which includes epitaxy layers  $38$ ,  $40$ ,  $42$ , and

> forming germanium-rich SiGe layers adjacent to the subconcentrations without the concern of having too much boron diffused in to channels. Since a thin layer of SiGe with germanium-rich SiGe layers and the substrate, the defects caused by lattice mismatch between the germanium-rich

> germanium region is over the second silicon germanium region, wherein the third silicon germanium region has a

In accordance with other embodiments, an integrated performing a third epitaxy to grow a third silicon germa-<br>circuit structure includes a semiconductor substrate, a gate nium layer over the second silicon germanium layer, stack over the semiconductor substrate, wherein the gate wherein the third silicon germanium layer has a third<br>stack is comprised in a MOS device, and a source/drain germanium percentage lower than the second germastack is comprised in a MOS device, and a source/drain<br>region of the MOS device extending into the semiconductor 5<br>substrate. The source/drain region includes a first silicon<br>germanium layers having a continuously increase ermanium layer, a second silicon germanium layer over the<br>
first silicon germanium layer, and a third silicon germanium<br>
layer over the second silicon germanium layer. The first<br>
silicon germanium layer has a first germani by about 10 percent . The third silicon germanium layer has at a transition time from the first epitaxy to the second<br>by about 10 percent. The third silicon germanium layer has a transition time from the first epitaxy to t epitaxy, increasing a flow rate ratio of a flow rate of<br>manium percentage by about 10 percent. A metal silicide 15 germanium-containing precursors to a flow rate of<br>region is over and electrically counled to the third sili region is over and electrically coupled to the third silicon

In accordance with yet other embodiments, a method epitaxy, reducing the flow rate ratio.<br>
cludes forming a gate stack over a semiconductor sub-<br>
3. The method of claim 1 further comprising: includes forming a gate stack over a semiconductor sub-<br>strate, and forming an opening extending into the semicon- 20 forming a silicon cap over and contacting the third silicon strate, and forming an opening extending into the semicon- 20 forming a silicon cap over and contacting the third silicon ductor substrate, wherein the opening is on a side of the gate germanium layer, wherein the silicon ductor substrate, wherein the opening is on a side of the gate germanium layer, wherein the stack. A first epitaxy is performed to grow a first silicon tially free from germanium. stack germanium layer in the opening, wherein the first silicon the first silicon tially free form a stack germanium layer has a first germanium percentage. A sec-<br>after forming the silicon cap, forming an law germanium layer has a first germanium percentage. A sec-<br>ond epitaxy is performed to grow a second silicon germa- 25 Dielectric (ILD) over the gate stack and the silicon canond epitaxy is performed to grow a second silicon germa- 25 Dielectric (ILD) over the gate stack and the silicon cap;<br>nium layer over the first silicon germanium layer, wherein<br>forming a contact opening in the ILD, wherein nium layer over the first silicon germanium layer, wherein forming a contact opening in the ILD, wherein the silicon the second silicon cap is exposed to the contact opening;<br>percentage higher than the first germanium perc percentage higher than the first germanium percentage. A<br>third epitaxy is performed to grow a third silicon germanium<br>layer, wherein the 30<br>thing the contact opening is formed, performing a silici-<br>dation on the silicon ca

Although the embounters and then advantages have<br>been described in detail, it should be understood that various<br>changes, substitutions and alterations can be made herein 35<br>without departing from the spirit and scope of th ments as defined by the appended claims. Moreover, the second epitaxy, a p-type impurity is in-situ doped.<br>scope of the present application is not intended to be limited 7. The method of claim 1, wherein the first silicon<br> to the particular embodiments of the process, machine, germanium layer, the second silicon germanium layer, and<br>manufacture and composition of matter means methods 40 the third silicon germanium layer form a source/drain r manufacture, and composition of matter, means, methods 40 the third silicon germanium layer form a source/drain regional steps described in the specification. As one of ordinary of a Metal-Oxide-Semiconductor (MOS) device. and steps described in the specification. As one of ordinary of a Metal-Oxide-Semiconductor (MOS) device.<br>skill in the art will readily appreciate from the disclosure,<br>processes, machines, manufacture, compositions of matt processes, machines, manufacture, compositions of matter, percentage of the second silicon germanium layer is con-<br>means, methods, or steps, presently existing or later to be stant. developed, that perform substantially the same function or  $45$  9. The method of claim 1, wherein at an interface of the achieve substantially the same result as the corresponding first silicon germanium layer and the sec embodiments described herein may be utilized according to nium layer, there is an abrupt increase from the first germa-<br>the disclosure. Accordingly, the appended claims are nium percentage to the second germanium percentag intended to include within their scope such processes, wherein at an interface of the second silicon germanium<br>machines, manufacture, compositions of matter, means, so layer and the third silicon germanium layer, there is machines, manufacture, compositions of matter, means, 50 methods, or steps. In addition, each claim constitutes a methods, or steps. In addition, each claim constitutes a abrupt decrease from the second germanium percentage to separate embodiment, and the combination of various claims the third germanium percentage. and embodiments are within the scope of the disclosure. 10. A method comprising:<br>What is claimed is: the scope of the disclosure . 10. A method comprising:

- 
- forming an opening extending into the semiconductor the substrate into the substrate, wherein the opening is on a side of the gate drain region comprising; substrate, wherein the opening is on a side of the gate drain region comprising;<br>stack; performing a first epitaxy to grow a first silicon ger-
- nium layer in the opening, wherein the first silicon germanium layer has a first germanium percentage;
- performing a second epitaxy to grow a second silicon containing precurs germanium layer ver the first silicon germanium layer, taining precursors; germanium layer over the first silicon germanium layer, taining precursors;<br>wherein the second silicon germanium layer has a 65 performing a second epitaxy with the increased flow wherein the second silicon germanium layer has a 65 performing a second epitaxy with the increased flow second germanium percentage higher than the first ratio to grow a second silicon germanium layer second germanium percentage higher than the first germanium percentage; and

8

- 
- 
- 
- germanium layer.<br>
In accordance with vet other embodiments a method epitaxy, reducing the flow rate ratio.
	-
	-
	-

- 
- 
- 
- 
- 

55

- What is claimed is:<br>
1. A method comprising:<br>
1. A method comprising:<br>
1. A method comprising:<br>
1. A method comprising:<br>
1. A method comprising: 1 forming a gate stack over a semiconductor substrate; the source/drain region extending from a top surface of forming an opening extending into the semiconductor the substrate into the substrate, the forming the source/
- performing a first epitaxy to grow a first silicon germa- 60 manium layer, the first silicon germanium layer nium layer in the opening, wherein the first silicon solution having a first germanium percentage;
	- increasing a flow rate ratio of a flow rate of germanium-<br>containing precursors to a flow rate of silicon-con-
	- over the first silicon germanium layer, the second

silicon germanium layer having a second germanium 17. A method comprising:<br>percentage higher than the first germanium percent-<br>forming a gate stack over percentage higher than the first germanium percent forming a gate stack over a substrate;<br>age;<br> $\frac{1}{2}$ 

- reducing the flow rate ratio of a flow rate of germa-<br>
nium-containing precursors to a flow rate of silicon-<br>
opening being adjacent a side of the gate stack;<br>
epitaxially growing a first silicon germanium layer in the
- performing a third epitaxy with the reduced flow rate opening, the first silicon ratio to grow a third silicon germanium layer over ratio to grow a third silicon germanium layer over germanium layer having a third germanium percent- 10

11. The method of claim 10, wherein at an interface of the first silicon germanium layer and the second silicon germa- $15$ first silicon germanium layer and the second silicon germa-<br>nium layer, there is an abrupt increase from the first germa-<br>the second silicon germanium layer at an interface of num layer, there is an abrupt increase from the first germa-<br>he second silicon germanium layer, at an interface of<br>the second germanium percentage, and<br>wherein at an interface of the second silicon germanium<br>con germanium

percentage continuously increases along the bottom-to-top<br>direction such that a higher portion of the first silicon<br>germanium layer; forming a silicon cap over and contacting the third silicon<br>germanium layer; and<br>germaniu that of a lower portion of the first silicon germanium layer.<br>
13. The method of claim lo further comprising: performing a silicidation to silicide the silicon cap.

- 
- 
- 

epitaxy, no p-type impurity is in-situ doped, and wherein growing the first silicon germanium layer, no p-type impu-

16. The method of claim 10, wherein during the first the second silicon germanium layer in-situ doped. epitaxy, a p-type impurity is in-situ doped, and wherein during the second epitaxy, a p-type impurity is in-situ doped.

## 10

- 
- epitaxially growing a first silicon germanium layer in the opening, the first silicon germanium layer having a first
- the second silicon germanium layer, the third silicon epitaxially growing a second silicon germanium layer having a third germanium percent- 10 over the first silicon germanium layer, at an interface of age lower than the second germanium percentage, the first silicon germanium layer and the second silicon the third germanium percentage continuously germanium layer, there is an abrupt increase from the the third germanium percentage continuously germanium layer, there is an abrupt increase from the increasing along a bottom-to-top direction. This first germanium percentage to a second germanium first germanium percentage to a second germanium percentage;
- Wherein at an interface of the second silicon germanium<br>abrupt decrease from<br>abrupt decrease from the second germanium layer, there is an<br>abrupt decrease from the second germanium percentage to 20<br>the third germanium perce
	-

forming a silicon cap over and contacting the third silicon<br>the third silicon sermanium layers having a continuously<br>the third silicon germanium layers having a continuously 14. The method of claim 13 further comprising: 30 increased germanium percentage, with a higher portion of after forming the silicon cap, forming an Inter-Layer the first silicon germanium layer having a germanium per-<br>Dielectric (ILD) over the gate stack and the silicon cap; centage higher than a germanium percentage in a lowe

cap;  $19$ . The method of claim 18, wherein the second germa-<br>after the contact opening is formed, performing a silici- 35 nium percentage of the second silicon germanium layer is<br>constant constant

dation on the silicon cap; and<br>
filling the contact opening with a conductive material.<br>
15. The method of claim 17, wherein during epitaxially<br>
is in situ doned and wherein<br>
growing the first silicon germanium layer, no p during the second epitaxy, a p-type impurity is in-situ doped.  $40$  riv is in-situ doped, and wherein during epitaxially growing<br>16. The method of claim 10, wherein during the first the second silicon germanium layer, a p