

(54) EPITAXIAL SILICON WAFER HAVING REDUCED STACKING FAULTS

- (71) Applicants:**SUMCO CORPORATION**, Tokyo (Continued) (JP); **SUMCO TECHXIV** CORPORATION, Nagasaki (JP)
- **CORPORATION**, Nagasaki (JP)

(72) Inventors: **Tadashi Kawashima**, Nagasaki (JP);
 Naova Nonaka, Nagasaki (JP); Naoya Nonaka, Nagasaki (JP);
Masayuki Shinagawa, Nagasaki (JP); **Gou Uesono**, Nagasaki \overrightarrow{LP} 6,425 $\overrightarrow{5,4}$
- (73) Assignees: SUMCO TECHXIV CORPORATION, Nagasaki (JP); SUMCO CORPORATION, Tokyo (JP) FOREIGN PATENT DOCUMENTS
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- OTHER PUBLICATIONS (21) Appl . No . : 14 / 850 , 194
-

(65) **Prior Publication Data** (Continued)

US 2015/0380493 A1 Dec. 31, 2015

Related U.S. Application Data

(62) Division of application No. 13/925, 267, filed on Jun.
24, 2013, now Pat. No. 9, 425, 264.

(30) **Foreign Application Priority Data** (57) **ABSTRACT**

Jun . 29 , 2012 (JP) 2012 - 146636

(51) Int. Cl.

C30B 25/10 (2006.01)

H01L 29/167 (2006.01) (2006.01)

(Continued)

(52) U.S. Cl.
CPC H01L 29/167 (2013.01); H01L 21/0262 $(2013.01);$ \overline{H} 01L 21/02381 (2013.01); (Continued)

(12) **United States Patent** (10) Patent No.: US 9,755,022 B2
Kawashima et al. (45) Date of Patent: Sep. 5, 2017

(45) Date of Patent: Sep. 5, 2017

(58) Field of Classification Search CPC C30B 15/00; C30B 15/02; C30B 15/04; C30B 15/20; C30B 15/206; C30B 25/00;

(56) References Cited

U.S. PATENT DOCUMENTS

(22) Filed: Sep. 10, 2015 S. Korea Office action, dated Aug. 12, 2014 along with an English translation thereof for 10-2013-0072869.

Primary Examiner — Kenneth A Bratland, Jr.
(74) Attorney, Agent, or Firm — Greenblum & Bernstein, P.L.C.

An epitaxial silicon wafer includes a silicon wafer added with phosphorus so that resistivity of the silicon wafer falls at or below 0.9 m Ω cm, an epitaxial film formed on a first side of the silicon wafer, and an oxidation film formed on a second side of the silicon wafer opposite to the first side, wherein an average number of Light Point Defect of a size of 90 nm or more observed on a surface of the epitaxial film is one or less per square centimeter.

3 Claims, 22 Drawing Sheets

- (51) Int. Cl. **HOIL 21/322** (2006.01)
 HOIL 29/02 (2006.01) HOIL 29/02 (2006.01)
HOIL 21/02 (2006.01) $H01L$ 21/02 (2006.01)
 $H01L$ 29/06 (2006.01) H01L 29/06
- (52) U.S. Cl. CPC .. H01L 21/02532 (2013.01); H01L 21/02576 (2013.01) ; $H01L$ $21/02658$ (2013.01) ; $H01L$ $21/3221$ (2013.01); **H01L** 29/02 (2013.01); H 01L 29/0603 (2013.01)
- (58) Field of Classification Search CPC C30B 25/02; C30B 25/04; C30B 25/10; C30B 25/16; C30B 25/18; C30B 25/20; C30B 29/00; C30B 29/02; C30B 29/06; C30B 33/00; C30B 33/005; C30B 33/02; C30B 33/08; C30B 33/12; H01L 21/02002; HO1L 21/02005; HO1L 21/02008; H01L 21/02038; H01L 21/02104; H01L 21/02107; H01L 21/02164; H01L 21/02381; H01L 21/02518; H01L 21/02532; H01L 21/02576; H01L 21/0262; H01L 21/02658; H01L 21/3221; H01L 29/02; H01L 29/0603; H01L 29/167

USPC 117/11, 13, 19, 21, 84, 88, 94–97, 106, 117/928, 931–932

See application file for complete search history.

References Cited (56) References Cited **Section Accord References** Cited **COVER PUBLICATIONS**

5,834,363 A * 11/1998 Masanori HO1L 21/0214
117/90

2013/0337638 Al 12/2013 Kawashima et al.

FOREIGN PATENT DOCUMENTS

U.S. PATENT DOCUMENTS U.S.A. (U.S. Appl. No. 13/916,768, published as US2013/0337638)
Office action, dated May 29, 2014.

* cited by examiner

 $FIG.1$

FIG .2

 $FIG.7$

 $FIG.8$

FIG.11

 $\hat{\boldsymbol{\beta}}$

FIG. 13

 $FIG.17$

FIG . 21 A

FIG . 21D

 16

tion Ser. No. 13/925,267, filed on Jun. 24, 2013, which
claims priority to Japanese Patent Application No. 2012-
146636, filed on Jun. 29, 2012, all the contents of which are ¹⁰ There is a recent need for an n-type sili

Epitaxial silicon wafers for power MOS transistors, for silicon wafer.
instance, is required to have extremely low substrate resis- 20 However, experiments performed by the inventors of the tivity. In order to sufficiently of silicon wafers, it is known to dope molten silicon with an is extremely low (e.g. $0.9 \text{ m}\Omega$ cm or less as in the above), n-type dopant for resistivity adjustment (e.g. arsenic (As) generation of SF cannot be restrain and antimony (Sb)) during pull-up step (i.e. in growing methods disclosed in Literatures 1 and 2, so that a high-
silicon crystal) of a single crystal ingot for providing silicon 25 quality epitaxial silicon wafer cannot b

an n-type dopant that is less volatile than arsenic (As) and
antimony (Sb) is doped at a high concentration (see, for
instance, Literature 1: JP-A-2010-153631).

while being grown, a number of stacking faults (abbreviated eration of SF in an epitaxial film is reduced and of leveling as "SF" hereinafter) are generated on the epitaxial film the μ_0 resistivity on a surface of the as "SF" hereinafter) are generated on the epitaxial film, the 40 resistivity on a surface of the epitaxial film even with the use
SF appearing on the surface of the silicon wafer in a form of \qquad of a silicon wafer of SF appearing on the surface of the silicon wafer in a form of or a silicon water of steps to significantly deteriorate LPD (Light Point Defect) epitaxial silicon wafer.

1 discloses that the epitaxial film is grown at a low tem-45 As described in Literature 2, it is observed that, on a perature of 1000 to 1090 degrees C. with a CVD method substrate formed with a polysilicon film, SF genera perature of 1000 to 1090 degrees C. with a CVD method after applying a prebaking treatment on the silicon wafer in after applying a prebaking treatment on the silicon wafer in an epitaxial growth is originated from micropits (minute a hydrogen gas atmosphere.

epitaxial silicon wafer at a high temperature, oxygen pre- 50 The micropits are not observed on a silicon wafer in cipitates (BMD) or oxygen precipitation nuclei formed in which boron (B) as a p-type dopant is densely dope cipitates (BMD) or oxygen precipitation nuclei formed in which boron (B) as a p-type dopant is densely doped after the crystal while growing the single crystal ingot are dissi-
being subjected to a prebaking treatment but the crystal while growing the single crystal ingot are dissi-

pated by the high temperature heat treatment, thereby low-

only when phosphorus (P) as an n-type dopant is added

In order to overcome the shortage in gettering ability, it is 55 known to apply a polysilicon back-seal (PBS) before the known to apply a polysilicon back-seal (PBS) before the micropits is related to phosphorus densely doped in the epitaxial growth. The polysilicon back seal method is a kind crystals of the silicon wafer. of EG (External Gettering) in which a polysilicon film is
formed on a backside of a silicon wafer to make use of strain
formed on a backside of a silicon wafer to make use of strain
formed to the following mechanism. Speci fields or lattice mismatch created at an interface between the 60 phosphorus are present between crystal lattices of the silicon

enhance the gettering ability, a polysilicon film is formed on in order to lower the substrate resistivity, supersaturated red a backside of a silicon wafer under a specific PBS condition phosphorus is present between the before growing an epitaxial film on a silicon wafer provided 65 When the silicon wafer is heated for forming the poly-
by a single crystal ingot in which phosphorus and germa-
nium in this state, since the diffusion rate o

EPITAXIAL SILICON WAFER HAVING

REDUCED STACKING FAULTS mumber of SF are formed on an epitaxial film even when a number of SF are formed on an epitaxial film even when a polysilicon film is formed on a backside of a silicon wafer, Polysilicon Film is formed on a background on a background on a background on a significantly deteriorate the LPD level of the SF appearing on the surface of the silicon wafer in a form of steps to significantly deteriorate the LPD level of the surface of the silicon wafer, the polysilicon film is formed on This is a divisional application of pending U.S. applica-
the backside of the silicon wafer at a temperature of less than
tion Ser. No. 13/925,267, filed on Jun. 24, 2013, which 600 degrees C, whereby the creation of SF

BACKGROUND OF THE INVENTION is to such a need, an epitaxial silicon water produced by forming an epitaxial film on a silicon wafer in which red 1. Field of the Invention $\frac{15}{2}$ phosphorus is densely doped when growing a single crystal The present invention relates to a manufacturing method ingot is required.

The present invention wafer, and an epitaxial silicon wafer.
The precess to a manufacture such an epitaxial silicon wafer to method in the processes disclosed in
Literatures 1 and 2 in order to manufacture such an epitaxia Literatures 1 and 2 in order to manufacture such an epitaxial silicon wafer.

present application reveal that, when the substrate resistivity waters (referred to as a single crystal mgot nerematier).

However, since such dopants are extremely volatile, it is

difficult to sufficiently increase the dopant concentration in

the reduction in the substrate resistivi

instance, Literature 1: JP-A-2010-153631).
The Literature 1 discloses that, when an epitaxial film is
grown on a silicon wafer provided by a single crystal ingot
that is densely doped with phosphorus and germanium (Ge)
whi

level on the surface of the silicon wafer. After vigorous studies, the inventors of the present appli-
In order to overcome the above deficiencies, the Literature cation have reached the following findings.

hydrogen gas atmosphere.

On the other hand, since epitaxial growth occurs on an the epitaxial growth.

only when phosphorus (P) as an n-type dopant is added ering gettering ability.
In order to overcome the shortage in gettering ability, it is 55 speculated that it is highly likely that the generation of

polysilicon film and the silicon wafer.

Literature 2 (JP-A-2011-9613) discloses that, in order to concentration of red phosphorus in the silicon wafer is raised Literature 2 (JP-A-2011-9613) discloses that, in order to concentration of red phosphorus in the silicon wafer is raised enhance the gettering ability, a polysilicon film is formed on in order to lower the substrate resist

rus, whereby clusters (micro-precipitates) of oxygen and red correlation phosphorus are formed.

step, a heat treatment is applied on the silicon wafer in a 5 Rate/Thermal Hysteresis and SF Number
hydrogen gas atmosphere for 30 seconds or more at a In a manufacturing process of a usual single crystal ingot, hydrogen gas atmosphere for 30 seconds or more at a
tenperature of 1100 degrees C, or more in order to remove
a step for forming a shoulder continuous with a seed crystal
a natural oxidation film present on the surface of a natural oxidation film present on the surface of the silicon and having a gradually increasing diameter (shoulder-for-
mation step), a step for forming a straight body continuous

oxygen and red phosphorus are formed is subjected to the eter (straight-body-formation step) and a step for forming a
hydrogen baking performed in the epitaxial step, though having a digmental body and of the straight body hydrogen baking performed in the epitaxial step, though
oxygen and red phosphorus in the outermost layer of the
silicon wafer are out-diffused, since the clusters are stable,
the clusters remain in the outermost layer. The

phosphorus, it is believed that the generation of SF can be
supercontract C., 900 \pm 50 degrees C., 1100 \pm 50 degrees C.) for each of the
supercontract by not applying the polyositicon back seal in solidification rates w suppressed by not applying the polysilicon back seal in solidification rates was measured. The results are shown in which a heating (related to the formation of clusters) is FIG. 2. It should be noted that red phosphorus (which a heating (related to the formation of clusters) is $\frac{F1G}{2}$. It should be noted that red phosphorus (dopant) was
norformed Without a polygilian film optiming phility may added to the silicon melt to provide the performed. Without a polysilicon film, gettering ability may added to the suicon melt to provide the dopant-added melt
he lowered However, the extering ability can be meintained 30 so that the substrate resistivity of sili be lowered. However, the gettering ability can be maintained $\frac{30}{\text{m}\Omega}$ cm or less. In addition, a charge amount of the dopantby increasing the concentration of red phosphorus. Thus, it
is guaranteed that the generation of SE can be reducined added melt was set at 100 kg as in a usual manufacturing is supposed that the generation of SF can be restrained process.

Frowever, it was found that, when the concentration of red
phosphorus was further increased in order to adjust the
substrate resistivity at 0.9 mQ·cm or less, the generation of
SF could not be restrained only without appl so far. In addition, when a distribution of SF in the longi-
tion is the manufacture epitaxial silicon wafers, and the SF tudinal direction of the epitaxial silicon wafers was exam-
tudinal direction of the crystal was exa tudinal direction of the crystal was examined in detail in number of each of the epitaxial silicon wafers was examcorresponding epitaxial wafers, it was found as shown in ined. The results are shown in FIG. 2. FIG. 1 that a part of the single crystal ingot with a solidi-
fication rate of less than approximately 60% had 10 or more 45 number formed on an epitaxial film under the same epitaxial fication rate of less than approximately 60% had 10 or more 45 number of SF per one square centimeter in a silicon wafer number of SF per one square centimeter in a silicon wafer growth conditions as in Experiment 3 (described later) on
of 200 mm diameter (will be referred to simply as "SF" the silicon wafers without being provided with a po of 200 mm diameter (will be referred to simply as "SF" the silicon wafers without being provided with a polysilicon number" hereinafter) and the SF number was 0 in another film on a backside thereof, the epitaxial film bei number" hereinafter) and the SF number was 0 in another film on a backside thereof, the epitaxial film being formed part with the solidification rate of more than the above level after the silicon wafers were subjected to (i.e. approximately 60%) (an area encircled by dotted lines). 50 treatment in which the silicon wafers were heated at a
In other words, it was found that the SF number was temperature of 1200 degrees C. in a hydrogen gas a In other words, it was found that the SF number was temperature of 1200 degrees C in a hydrogen gas atmo-
dependent on the solidification rate of the single crystal sphere for 30 seconds.

pulled-up weight of the single crystal ingot relative to an 55 crystal ingot at the temperature of 500±50 degrees C. and the initial charge weight of a dopant-added melt initially stored SF number became zero at a section initial charge weight of a dopant-added melt initially stored SF number became zero at a section where the solidification
in a quartz crucible. The SF number was measured by rate was more than 60%. observing an appearance of the defects with Magics manu-

Similar and the Sensibed above, it was found that the generation of SF
 $\frac{1}{2}$ can be restrained by reducing the time for a single crystal

substrate resistivity of $0.9 \text{ m}\Omega$ cm or less as possible can be obtained from one single crystal ingot. The inventors studied obtained from one single crystal ingot. The inventors studied of the generation of SF were formed depending on the the difference between the part with the solidification rate of temperature during manufacture of the singl less than approximately 60% and the part with the solidifi-
Thus, it is speculated that the generation of SF can be
cation rate of more than approximately 60% and noted that 65 restrained by reducing the time for a single cation rate of more than approximately 60% and noted that 65 thermal hysteresis experienced by the crystal might have thermal hysteresis experienced by the crystal might have be subjected to the temperature of 500±50 degrees C. over
a wide area of the single crystal ingot. However, it is

moves through the lattices to be bonded with red phospho-
rus, where the solidification rate and the thermal
rus, whereby clusters (micro-precipitates) of oxygen and red
correlation between the solidification rate and the

Usually, prior to growing an epitaxial film in an epitaxial Experiment 1: Study on Relationship Between Solidification
ep. a heat treatment is annlied on the silicon wafer in a $\frac{5}{5}$ Rate/Thermal Hysteresis and SF Num

wafer (referred to as "hydrogen baking" hereinafter).
I have used the still see method in which the slutter of 10 with the shoulder and having a substantially constant diam-However, when the silicon wafer in which the clusters of $\frac{10}{10}$ with the shoulder and having a substantially constant diam-

tially etched to provide the micropits by an etching effect of
the hydrogen gas.
20 after being pulled out of the dopant-added melt becomes
It is speculated that, when the silicon wafer provided with
30 shorter toward a lo It is speculated that, when the silicon wafer provided with shorter toward a lower end of the single crystal ingot (i.e. as the micropits is subjected to an epitaxial growth, SF origi-
the solidification rate increases).

nated from the micropits are generated in the epitaxial film. Initially, a single crystal ingot was manufactured accord-
As described above, since the SF are generated due to the ing to the above manufacturing process and As described above, since the SF are generated due to the ing to the above manufacturing process and a residence time micropits originated from the clusters of oxygen and red 25 in each of temperatures (500±50 degrees C.,

without lowering the gettering ability even without a poly-
silicon film $\frac{35 \text{ particular}}{1}$ as shown in FIG. 2, it was found that, the residence time
However, it was found that, when the concentration of red
the socion with

after the silicon wafers were subjected to a hydrogen baking

ingot. As shown in FIG. 2, it was found that the SF number
Incidentally, the solidification rate refers to a ratio of substantially correlates with the residence time of the single

can be restrained by reducing the time for a single crystal ingot to be subjected to the temperature of 500 ± 50 degrees However, it is preferable that as many products with 60 ingot to be subjected to the temperature of 500 ± 50 degrees bstrate resistivity of 0.9 m Ω cm or less as possible can be C. In addition, it was found possible th

a wide area of the single crystal ingot. However, it is

35

Thus, the inventors of the present application conducted 5 a research for restraining the generation of SF in the posta research for restraining the generation of SF in the post-
process even when clusters are formed during the manufac-
the SF generation. On the other hand, as shown in FIG. 5, it process even when clusters are formed during the manufac-
the SF generation. On the other hand, as shown in FIG. 5, it
was found that the LPD 101 kept substantially unchanged

Specifically, a silicon wafer satisfying the following substrate conditions and being taken from a section of a single crystal ingot with a solidification rate causing the SF gen-15 eration (i.e. corresponding to the solidification rate causing eration (i.e. corresponding to the solidification rate causing generated after the pit-evaluation heat treatment could be SF) and another silicon wafer corresponding to the solidi- measured as the LPD of 90 nm or larger in SF) and another silicon wafer corresponding to the solidi-
fication rate not causing SF were prepared.
of SP-1 manufactured by KLA-Tencor Corporation.

Next, a polysilicon film satisfying the following polysili-
con-film formation conditions was formed on a backside (a face opposite to a face on which an epitaxial film was 25

Pilm-forming method: CVD

Polysicon Film Formation temperature: 650 degrees C.

Atmosphere: hydrogen gas Film-formation temperature: 650 degrees C.

Thickness of polysilicon film: 800 nm 30 Heat treatment temperature: 1200 degrees C.

Further, a backside oxidation film satisfying the following Heat treatment time: 30 seconds

ckside-oxidation-film formation conditions backside-oxidation-film formation conditions was formed Epitaxial Film Growth Conditions
on the polysilicon film. Dopant gas: phosphine (PH₃) gas

Backside-Oxidation-Film Formation Conditions Material source gas: trichlorosilane (SiHCl₃) gas Film-forming method: CVD 35 Carrier gas: hydrogen gas Thickness of backside oxidation film: 550 nm 35 Growth temperature: 108

Then, the polysilicon film and the backside oxidation film Thickness of epitaxial film: 3 μ m an outer periphery of the silicon wafer were removed from Resistivity (epitaxial film resistivity): 1 Ω cm at an outer periphery of the silicon wafer were removed from Resistivity (epitaxial film resistivity): 1Ω cm
the each of the silicon wafers provided with the polysilicon (red phosphorus concentration: 4.86×10^{15} a film and the backside oxidation film formed according to the 40 Then, the LPD evaluation of the epitaxial silicon wafer
above conditions for performing LPD evaluation. Inciden-
prepared according to the above-described con above conditions for performing LPD evaluation. Inciden-
tally, the LPD was evaluated according to the following LPD performed according to the LPD evaluation conditions in

sponding to the solidification rate causing SF generation. 50 dashed Though not illustrated herein, the measurements of the manner. The measurement is illustrated herein and the measurements of the measurements of the manner causing the SF generation were substantially the same as a generated in an annular area A1 at a distance of approxi-

Additionally, the silicon wafers on which the polysilicon 55 film and the backside oxidation film were formed according film and the backside oxidation film were formed according of LPD before and after the growth of the epitaxial film
to the above conditions was subjected to a pit-evaluation substantially coincide with each other. heat treatment satisfying the following conditions. The pit-
evaluation, in the LPD-generated points on the epitaxial
evaluation heat treatment conditions were determined to
silicon wafer, the points at which LPD had gener simulate a hydrogen baking heat treatment performed during 60 growing the epitaxial film were evaluated according to the the formation of the epitaxial film.

following LPD evaluation conditions.

the formation of the epitaxial film . following LPD evaluation conditions . Pit - Evaluation Heat Treatment Conditions LPD Evaluation Conditions

6

believed easier to alter the post-process after manufacturing according to the above-described conditions was performed
the single crystal ingot than to perform the above-described according to the above-described LPD eval

temperature crystal ingot is longitudinally pulled up.
Thus, the inventors of the present application conducted 5 after the pit-evaluation heat treatment in one of silicon Experiment 2: Research on Generation Status of LPD before and after the pit-evaluation heat treatment in another Initially, LPD on a silicon wafer and LPD after applying 10 one of the silicon wafers 100 corresponding to th Initially, LPD on a silicon wafer and LPD after applying 10 one of the silicon wafers 100 corresponding to the solidifi-
a pit-evaluation heat treatment on the silicon wafer were cation rate not causing the SF generation.

evaluated.

Specifically, a silicon wafer satisfying the following sub-

specifically, a silicon wafer satisfying the following sub-

was increased was observed with an AFM (Atomic Force Microprobe), it was found that the LPD was a pit P as shown in FIG. 6. In other words, it was found that the pit P

Fication rate Conditions - 1 manufactured by Substrate Conditions - 1 manufactured by Kaperiment 3: Research on Generation Status of LPD - 1 manufactured 20 : Before and after Epitaxial Film Growth

Diameter: 200 mm
Substrate Resistivity: 0.8 mΩ·cm
In the above Experiment 2, the silicon wafer correspond-
In the above Experiment 2, the silicon wafer correspond-(red phosphorus concentration: 9.47×10^{19} atoms/cm³) ing to the solidification rate causing SF generation as shown Next, a polysilicon film satisfying the following polysili-
in FIG. 4 was subjected to the followin treatment. Subsequently, an epitaxial film satisfying the following epitaxial film growth conditions was formed on a formed) of each of the silicon wafers.

Polysilicon Film Formation Conditions

Wafer.

Alternation wafer.

tally, the LPD was evaluated according to the following LPD performed according to the LPD evaluation conditions in evaluation conditions.
Experiment 2. In addition, the LPD evaluation results of the evaluation conditions.

Experiment 2. In addition, the LPD evaluation results of the LPD evaluation Conditions

epitaxial silicon wafer were overlapped with the LPD evalu-LPD Evaluation Conditions epitaxial silicon wafer were overlapped with the LPD evalu-
Used Apparatus: surface inspection system (SP-1 manu-45 ation results of the surface of the silicon wafer after being factured by KLA-Tencor Corporation) subjected to the pit-evaluation heat treatment in the experi-
Observation mode: DCN mode
Object to be measured: LPD of 90 nm or larger for comparison. The results are shown in FIG. 7. In FIG. 3 shows measurements of the silicon wafer corre-
onding to the solidification rate causing SF generation. 50 dashed lines in FIG. 7 is shown in FIG. 8 in an enlarged

causing the SF generation were substantially the same as generated in an annular area A1 at a distance of approxi-
mately 2 to 6 cm from an outer edge of the epitaxial silicon mately 2 to 6 cm from an outer edge of the epitaxial silicon wafer. Further, as shown in FIG. $\bf{8}$, it was found that points

Atmosphere: hydrogen gas

Heat treatment temperature: 1200 degrees C.

Magics
Manufactured by Lasertec Corporation Heat treatment temperature: 1200 degrees C.

Heat treatment time: 30 seconds
 $\begin{array}{r} 65 \\ 65 \end{array}$ As a result, it was found that flat-type SF of a rectangular

Heat treatment time: 30 seconds
Then, the LPD evaluation of each of the silicon wafers and triangular cross section (i.e. substantially quadran-
after being subjected to the pit-evaluation heat treatment gular pyramid havi

the silicon wafer) were generated at the evaluated points. SF number was performed after changing the heat treatment
Experiment 4: Study on Relationship Between Substrate temperature to 1180 degrees C., the SF number excee

 $m\Omega$ cm, 0.7 m Ω cm, 0.8 m Ω cm, 0.9 m Ω cm, 1.0 m Ω cm, According to the above, it is speculated that the clusters 1.1 m Ω cm, 1.3 m Ω cm and 1.5 m Ω cm were prepared. were eliminated or reduced by solutio 1.1 m Ω cm, 1.3 m Ω cm and 1.5 m Ω cm were prepared. were eliminated or reduced by solution treatment by the Then, a polysilicon film and a backside oxidation film were argon annealing at the heat treatment temperat formed on each of the silicon wafers under the same degrees or higher for sixty minutes or more before the conditions as in the above Experiment 2. Subsequently, an 10 hydrogen baking treatment. It is thus speculated that conditions as in the above Experiment 2. Subsequently, an 10 epitaxial film was formed thereon to provide an epitaxial number is reduced by applying the hydrogen baking treat-
silicon wafer under the same conditions as in the above ment and the epitaxial film growth treatment on the silicon wafer under the same conditions as in the above ment and the epitaxial film growth treatment on the silicon Experiment 3 except that the thickness was changed to 5 µm. wafer in which the clusters are eliminated or

The SF number of the epitaxial silicon wafer was evalu-
Experiment 6: Research on Effect of Argon Annealing on
A with a surface inspection system (Magics manufactured 15 Uniformity of in-Plane Resistivity in Epitaxial Sili ated with a surface inspection system (Magics manufactured 15 Uniformity of in-Plane Resistivity in Epitaxial Silicon Wafer
by Lasertec Corporation). The results are shown in FIG. 9. The epitaxial silicon wafers having exp by Lasertec Corporation). The results are shown in FIG. 9.

m Ω cm or more, the SF number was less than 10 per square centimeter. However, when the substrate resistivity was 0.9 centimeter. However, when the substrate resistivity was 0.9 terms of resistivity distribution in the plane of the epitaxial m Ω cm or less, the SF number increased to 20 per square 20 film. The results are shown in FI

substrate resistivity of the silicon wafer is 0.9 mQ·cm or
less, it is believed some measures have to be taken in order 25 Further, the uniformity of the resistivity Δp (Δp =(maxi-
to reduce the number of SF.
mum-min

baking treatment needs to be reduced in order to reduce the Heat treatment time . . . 0 minute: 9.6% number of SF. In order to reduce the micropits, it is believed Heat treatment time . . . 60 minutes: 1.9% number of SF. In order to reduce the micropits, it is believed
that a treatment time . . . 60 minutes: 1.9%
that a treatment for eliminating clusters has to be applied 30 Heat treatment time . . . 120 minutes: 1.1% that a treatment for eliminating clusters has to be applied 30 before the hydrogen baking treatment in which the clusters It is speculated that this is because , without the argon

possibility for reducing the number of SF by eliminating or high, so that auto-doping of red phosphorus from the surface
reducing the clusters by a solution treatment. 35 uncovered by the backside oxidation film occurs to

silicon wafer with a substrate resistivity of $0.8 \text{ m}\Omega$ cm under by the argon annealing to lower the concentration of red the same conditions as in the above Experiment 2. Then, an 40 phosphorus, the occurrence of the a

treatment conditions in the above Experiment 2 was applied oxidation film on a backside of a silicon wafer cut out from
on the surface of the silicon wafers having experienced the 50 a single crystal ingot prepared by a Cz on the surface of the silicon wafers having experienced the 50 six-level argon annealing under the above conditions. Subsix-level argon annealing under the above conditions. Sub-
sequently, an epitaxial film was formed thereon to provide the silicon wafer; argon annealing in which a heat treatment sequently, an epitaxial film was formed thereon to provide the silicon wafer; argon annealing in which a heat treatment
an epitaxial silicon wafer under the same conditions as in the is applied on the silicon wafer after r

to 5 µm. Then, the SF number of the epitaxial silicon wafer 55 was evaluated according to the same conditions as in the was evaluated according to the same conditions as in the 120 minutes or less; and forming the epitaxial film on the above Experiment 4. The results are shown in FIG. 10. Surface of the silicon wafer after applying the argo

reduced to one per square centimeter or less by applying an According to the above aspect of the invention, even with argon annealing treatment at 1200 degrees for sixty minutes 60 the use of silicon wafers having resistiv argon annealing treatment at 1200 degrees for sixty minutes $\frac{60}{2}$ or more.

epitaxial silicon wafers applied with the argon annealing wafers of which SF number is less than one per square under the same conditions as in the above Experiment 5 centimeter can be produced. Further, the argon annealin except that the heat treatment temperature was changed to 65 1220 degrees C. As a result, it was found that substantially 1220 degrees C. As a result, it was found that substantially wafers, so that the auto-doping caused by the red phosphorus the same effects as in FIG. 10 could be obtained. present on the surface of the silicon wafers can b

a surface of the epitaxial film and an apex recessed toward Further, it was found that, when similar evaluation on the the silicon wafer) were generated at the evaluated points. SF number was performed after changing the h temperature to 1180 degrees C., the SF number exceeded Resistivity and Generated SF Number one per square centimeter irrespective of the heat treatment
Silicon wafers which had substrate resistivity of 0.6 s time.

argon annealing at the heat treatment temperature of 1200

As shown in FIG. 9, when the substrate resistivity was 1.0 annealing at 1200 degrees C. for the heat treatment time of Ω cm or more, the SF number was less than 10 per square 0, 60 and 120 minutes in Experiment 5 were

centimeter or more. As shown in FIG. 11, the longer the heat treatment time,
According to the above, it is speculated that SF has to be the higher the resistivity at the outer periphery of the
reduced in order to reduce LP

reduce the number of SF.
It is believed that micropits generated after the hydrogen found as follows.

are generated.
Thus, the inventors have conducted a research on the tion of red phosphorus on the surface of the silicon wafer is 35 uncovered by the backside oxidation film occurs to deteriorate the uniformity of the resistivity distribution. In contrast, Experiment 5: Research on Effectiveness of Argon Anneal rate the uniformity of the resistivity distribution. In contrast, ing for Reducing SF it is speculated that, with the argon annealing, since the red A backside oxidat A backside oxidation film was formed on a backside of a phosphorus on the surface of the silicon wafer out-diffuses silicon wafer with a substrate resistivity of 0.8 m Ω cm under by the argon annealing to lower the conc phosphorus, the occurrence of the auto-doping is restrained

argon annealing was applied on the silicon wafer under the to enhance the uniformity of resistivity distribution.

The invention has been reached based on the above

Argon Annealing Conditions .

The invention has been rea

Atmosphere: argon gas

A manufacturing method according to an aspect of the

Heat treatment temperature: 1200 degrees C. 45 invention is of an epitaxial silicon wafer provided by form-Heat treatment temperature: 1200 degrees C. 45 invention is of an epitaxial silicon wafer provided by form-
Heat treatment time: six levels (0 minute, 30 minutes, 60 ing an epitaxial film on a surface of a silicon wafer ad eat treatment time: six levels (0 minute, 30 minutes, 60 ing an epitaxial film on a surface of a silicon wafer added minutes. 90 minutes 120 minutes and 180 minutes with phosphorus so that resistivity of the silicon wafer minutes, 90 minutes, 120 minutes and 180 minutes) with phosphorus so that resistivity of the silicon wafer falls
Then, a heat treatment according to the hydrogen baking at or below 0.9 m Ω cm, the method including: form at or below 0.9 m Ω cm, the method including: forming an oxidation film on a backside of a silicon wafer cut out from is applied on the silicon wafer after removing the oxidation above Experiment 3 except that the thickness was changed film in an argon gas atmosphere at a temperature in a range
to 5 µm. Then, the SF number of the epitaxial silicon wafer 55 from 1200 to 1220 degrees C. for 60 minute ove Experiment 4. The results are shown in FIG. 10. surface of the silicon wafer after applying the argon anneal-
As shown in FIG. 10, it was found that the SF number was ing.

more.
In addition, the SF number was counted for the six-level treatment to the clusters. Thus, high-quality epitaxial silicon
In addition, the SF number was counted for the six-level treatment to the clusters. Thus, hightreatment to the clusters. Thus, high-quality epitaxial silicon centimeter can be produced. Further, the argon annealing out-diffuses the red phosphorus on the surface of the silicon present on the surface of the silicon wafers can be prevented.

is not removed due to a reduction action unlike an instance clusters are not generated is subjected to the pit-evaluation in which a heat treatment is applied in the presence of heat treatment, micropits are not observed on the surface of hydrogen gas. Furthermore, the heat treatment keeps the silicon wafers, so that it can be concluded that hydrogen gas. Furthermore, the heat treatment keeps the 5 the silicon wafers, so that it can be concluded that the clusters of red phosphorus and oxygen from being eminently clusters are also not generated in the section o

observed as micropits.

Further, since the oxidation film is formed on the backside

of the silicon wafer, the auto-doping due to the presence of

of the silicon wafer, the auto-doping due to the presence of

micropits gen red phosphorus on the backside can be restrained. Addition- 10 the diameters (approximately in a range from 300 nm to 500 ally, since the epitaxial film is formed after removing the mm) and depths (approximately in a range ally, since the epitaxial film is formed after removing the nm) and depths (approximately in a range from 2.0 nm to 5.5 oxidation film at the outer periphery of the silicon wafers, nm) of the micropits are substantially co oxidation film at the outer periphery of the silicon wafers, and not he micropits are substantially constant. Further, the nodules (minute projections caused by abnormal growth of number of micropits is substantially the s polysilicon) can be kept from being generated at the outer number.

15 Thus, the above phrase "when micropits are observed"

Further additionally, since the argon annealing step is refers to an instance in which there are

performed after performing the backside-oxidation-film-

entimeter of 500 nm or more per one square

removal step, the following exemplary advantages can be

centimeter (314 or more per one silicon wafer of 200 mm removal step, the following exemplary advantages can be centimeter (314 or more per one silicon wafer of 200 mm achieved. If the backside-oxidation-film-removal step is diameter). Conversely, the phrase "when micropits are performed after the argon annealing step, since the oxidation 20 observed" refers to an instance when the above conditions film remains at the outer periphery of the silicon wafers at are not met. the start of the argon annealing, the out-diffusion of the red According to the above arrangement, since the pit-evalu-
phosphorus at the outer periphery covered with the oxidation ation heat treatment is applied on the ev phosphorus at the outer periphery covered with the oxidation ation heat treatment is applied on the evaluation silicon film is restrained. When the epitaxial film is formed after the wafer cut out from a single crystal ing oxidation film at the outer periphery is removed, the red 25 phosphorus present at the outer periphery may cause autoble estimated at the stage of manufacturing the single crystal
doping. In contrast, when argon annealing step is performed ingot. Thus, high-quality epitaxial silicon phorus at the outer periphery uncovered by the oxidation selectively performing the entire process including the argon film can be out-diffused. Thus, the auto-doping from the 30 annealing step onto the silicon wafer(s) obtained from the

In the manufacturing method of an epitaxial silicon wafer the generation of SF is restrained can be efficiently manu-
according to the above aspect of the invention, it is prefer-
factured by selectively performing the pro able that a pit-evaluation heat treatment is performed on an 35 evaluation silicon wafer cut out from the single crystal ingot,
all of steps from the forming of the oxidation film on the
backside to the forming of the epitaxial film being per-
backside to the forming of the epitaxial f a cut point of the evaluation silicon wafer when micropits 40

In the manufacturing method of an epitaxial silicon wafer temperature of 500 degrees C. Accordingly, it was investi-
according to the above aspect of the invention, it is prefer-
gated that which specific temperature condi according to the above aspect of the invention, it is prefer-
able that which specific temperature conditions for heating
able that a pit-evaluation heat treatment is performed on an
the section of the single crystal ingot evaluation silicon wafer cut out from the single crystal ingot, 45 tion of clusters.
all of steps from the forming of the oxidation film on the Experiment 7: Study on Temperature Condition Capable of backside to the formin backside to the forming of the epitaxial film except for the

argon annealing being performed on the silicon wafer cut out After manufacturing a single crystal ingot under the same argon annealing being performed on the silicon wafer cut out from a section including a cut point of the evaluation silicon wafer when pits are not observed on a surface of the 50 cooling step, the pull-up of the single crystal ingot was evaluation silicon wafer.

The pit-evaluation heat treatment herein may be per-
formed under the above-described heat treatment conditions
formed in the heating condition during a tail-formation step.
simulating the hydrogen baking heat treatment co performed during the epitaxial step. Typically, the pit- 55 center of the single crystal ingot evaluation heat treatment is exemplarily performed under rates was as shown in FIG. 12. heat treatment conditions of 1200 degrees C. for 30 seconds
in a hydrogen gas atmosphere. With the heat treatment from a pull-up device after elapsing 10 hours, epitaxial in a hydrogen gas atmosphere. With the heat treatment from a pull-up device after elapsing 10 hours, epitaxial conditions simulating the hydrogen baking heat treatment silicon wafers were manufactured under the same condit conditions, when an evaluation silicon wafer is cut out from 60 a section of a single crystal ingot in which a large number of clusters are generated and the evaluation silicon wafer is 1200 degrees C. for 30 seconds on a silicon wafer obtained subjected to the pit-evaluation heat treatment, pits are from the single crystal ingot). Then, the re subjected to the pit-evaluation heat treatment, pits are from the single crystal ingot). Then, the relationship observed on the surface of the silicon wafers, so that it can between the number of LPD per each of epitaxial observed on the surface of the silicon wafers, so that it can between the number of LPD per each of epitaxial silicon be concluded that the clusters are also generated in the 65 wafers of 200 mm diameter (simply referred t be concluded that the clusters are also generated in the 65 wafers of 200 mm diameter (simply referred to as "LPD section of the single crystal ingot including the evaluation number" hereinafter) and the solidification rat section of the single crystal ingot including the evaluation number" hereinafter) and the solidification rate was exam-
silicon wafer. The results are shown in FIG. 13.

In addition, since the heat treatment is performed in an argon On the other hand, when an evaluation silicon wafer taken gas atmosphere, an oxidation film (backside oxidation film) from another section of the single crysta from another section of the single crystal ingot in which the

> micropits generated on the silicon wafer with an AFM that number of micropits is substantially the same as the SF

Further additionally, since the argon annealing step is refers to an instance in which there are one or more performed after performing the backside-oxidation-film-
micropits of a diameter of 500 nm or more per one square diameter). Conversely, the phrase "when micropits are not

wafer cut out from a single crystal ingot, the section of the single crystal ingot in which the clusters are generated can

outer periphery can be restrained when the epitaxial film is
formed after the argon annealing .
In addition, high-quality epitaxial silicon wafers in which
In the manufacturing method of an epitaxial silicon wafer
the gene factured by selectively performing the process except for the argon annealing step onto the silicon wafer(s) obtained from

are observed on a surface of the evaluation silicon wafer. The time for the single crystal ingot to be subjected to the In the manufacturing method of an epitaxial silicon wafer temperature of 500 degrees C. Accordingly, i

conditions as those in Experiment 1, without starting a cooling step, the pull-up of the single crystal ingot was

silicon wafers were manufactured under the same condition as in Experiment 1 (i.e. epitaxial film was formed after applying a pre-baking treatment in a hydrogen atmosphere at ined. The results are shown in FIG. 13.

Herein, the LPD number was measured with DCN mode
of SP-1 manufactured by KLA-Tencor Corporation. The became 0 when the solidification rate exceeded approxiof SP-1 manufactured by KLA-Tencor Corporation. The became 0 when the solidification rate exceeded approxi-
LPD to be measured was those with the size of 90 nm or mately 66%. It was also found that the residence time in th LPD to be measured was those with the size of 90 nm or mately 66%. It was also found that the residence time in the more. Further, since there is a good correlation between the temperature range of 570 ± 70 degrees C. at more. Further, since there is a good correlation between the temperature range of 570 ± 70 degrees C. at this time was LPD number and the SF number, the LPD number was $\frac{1}{2}$ s approximately 200 minutes.

rapidly increased from a point at which the solidification rate ingot to be at the temperature of 570 ± 70 degrees C. to 200 was approximately 52%, was maximized approximately at minutes or less.
62% and was substantially 0 when the solidification rate 10 Next, an experiment for verifying the experimental results exceeded 70%. It was also fou point at which the solidification rate was approximately 52% After performing the tail-formation step under the same
(i.e. the temperature at which rapid increase of the LPD conditions as in Experiment 1, a usual cooling s (i.e. the temperature at which rapid increase of the LPD conditions as in Experiment 1, a usual cooling step as shown number started) was approximately 470 degrees C.; the in chain double-dashed lines in FIG. 17 was perfor number started) was approximately 470 degrees C.; the in chain double-dashed lines in FIG. 17 was performed to temperature at the point at which the solidification rate was 15 manufacture a single crystal ingot under usual approximately 62% (i.e. the temperature at which the LPD Then, with the use of the single crystal ingot, epitaxial number was maximized) was approximately 570 degrees C: silicon wafers were manufactured under the same conditions and the temperature at the point at which the solidification as in Experiment 1 to examine the LPD number in and the temperature at the point at which the solidification as in Experiment 1 to examine the LPD number in each of rate was approximately 70% (i.e. the temperature at which the solidification rates. The results are shown the LPD number became substantially zero) was approxi- 20 As shown in FIG. 19, it was found that, when the mately 700 degrees C.

likely to be generated when the temperature of the single 570 ± 70 degrees C. became from 20 to 200 minutes and the crystal ingot was kept for a long time approximately at 470 LPD number was reduced. to 700 degrees C., especially approximately at 570 degrees 25 Thus, it is found that it is possible to restrain the genera-
C.

above FIG. 13, a residence time at each of temperatures $30\,570\pm50$ degrees C. exceeds 200 minutes, the generation of $(550\pm30 \text{ degrees C}, 570\pm30 \text{ degrees C}, 570\pm30 \text{ degrees C})$ and $600\pm30 \text{ degrees}$ clusters cannot be restrained, and, c C.) for each of corresponding solidification rates was exam-
in of LPD cannot be restrained.
ined. The results are shown in FIG. **14**. Additionally, the In other words, in the manufacturing method of an epi-
residence tim $570±50$ degrees C. and $600±50$ degrees C. is shown in FIG. 35 15 and the residence time at each of temperatures 550 ± 70 the single crystal ingot is cut out from a section of the single degrees C, 570 ± 70 degrees C, and 600 ± 70 degrees C, is crystal ingot that has been heated i

width of the residence time at each of temperatures 550 ± 70 40 According to the above arrangement, since a part of the degrees C., 570 \pm 70 degrees C. and 600 \pm 70 degrees C. (i.e. single crystal ingot to be subjected to the argon annealing horizontal length in the figure) and an increase width of the can be discriminated from another p LPD number (i.e. horizontal length in the figure) substan-
tially coincided with each other.
quality epitaxial silicon wafer can be efficiently manufac-

when the temperature of the single crystal ingot was kept for In the manufacturing method of an epitaxial silicon wafer a long time at 570 \pm 70 degrees C.

Additionally, the inventors examined in order not to that a resistivity of the silicon wafer is less than 0.8 m Ω cm.
generate LPD how long time is tolerable for the single In the manufacturing method of an epitaxial si crystal ingot to be kept at a temperature in the range of 50

same conditions as in Experiment 1, the single crystal ingot silicon wafer becomes less than 0.6 m Ω cm, the single was gradually cooled as shown in solid lines in FIG. 17 crystal ingot itself cannot be grown. without rapidly cooling in a usual cooling step as shown in 55 In the manufacturing method of an epitaxial silicon wafer chain double-dashed lines in FIG. 17. It should be noted that according the above aspect of the inven ordinate axis in FIG. 17 represents a residence time in a that the single crystal ingot is manufactured by the Czochral-
temperature range of 650±50 degrees C. ski process with an addition of germanium so that a con-

Then, with the use of the single crystal ingot manufac-
turn of the germanium in the silicon wafer falls within
tured according to the conditions represented by the solid 60 a range from 3.70×10^{19} atoms/cm³ to $2.$ lines in FIG. 17, epitaxial silicon wafers were manufactured According to the above arrangement, occurrence of disunder the same conditions as in Experiment 1 to examine the location defect (misfit dislocation) due to red-phosphorus
LPD number in each of the solidification rates. The rela-
concentration difference at an interface betw LPD number in each of the solidification rates. The rela-
tionship between the residence time in each of the solidifi-
wafer and the epitaxial film can be restrained. cation rates and the LPD number is shown in FIG. 18. It 65 An epitaxial silicon wafer according to another aspect of should be noted that ordinate axis in FIG. 18 represents a the invention includes: a silicon wafer added residence time in a temperature range of 570 ± 70 degrees C. rus so that resistivity of the silicon wafer falls at or below 0.9

substituted by the SF number.
As shown in FIG. 13, it was found that the LPD number generation of LPD by reducing the time for a single crystal generation of LPD by reducing the time for a single crystal

ately 700 degrees C.
According to the above results, it was found that SF was the single crystal ingot to be in the temperature range of the single crystal ingot to be in the temperature range of

Next, a tolerable range relative to a central temperature be at the temperature of 570±70 degrees C. in a range from was determined.
20 to 200 minutes. In other words, it is found that, when the as determined.
20 to 200 minutes. In other words, it is found that, when the
Specifically, based on the experimental results in the time for a single crystal ingot to be at the temperature of time for a single crystal ingot to be at the temperature of

own in FIG. 16.
As shown in FIGS. 14 to 16, it was found that an increase a manufacturing process of the single crystal ingot.

Illy coincided with each other. quality epitaxial silicon wafer can be efficiently manufac-
Thus, it was found that LPD was likely to be generated 45 tured.

long time at 570 \pm 70 degrees C. according the above aspect of the invention, it is preferable Additionally, the inventors examined in order not to that a resistivity of the silicon wafer is less than 0.8 m Ω cm.

570 \pm 70 degrees C. that the resistivity of the silicon wafer is 0.6 m Ω cm or more . Initially, after performing the tail-formation step under the When phosphorus is doped so that the resistivity of the same condition

mperature range of 650±50 degrees C.
Then, with the use of the single crystal ingot manufac-
centration of the germanium in the silicon wafer falls within

m Ω cm; an epitaxial film formed on a first side of the silicon FIG. 16 is still another graph showing the results of wafer; and an oxidation film formed on a second side of the Experiment 7, which shows a relationship b wafer; and an oxidation film formed on a second side of the Experiment 7, which shows a relationship between the silicon wafer opposite to the first side, in which an average solidification rate and a residence time in eac number of Light Point Defect of a size of 90 nm or more tures, and the LPD number when a temperature width is ± 70 observed on a surface of the epitaxial film is one or less per ⁵ degrees C. square centimeter. The epitaxial film is one of the epitaxial film is one of the epitaxial film is a further graph showing the results of Experi-

deriving a manufacturing condition of an epitaxial silicon tion rate, the residence the temperature of the temperatures are the temperatures water according to the invention, which shows a relationship water according to the invention, which show a relationship FIG. 19 is a graph showing results of an experiment SF number.
SF number.

for deriving the manufacturing condition, which shows a residence the temperature of the temperatures $\frac{1}{2}$

relationship between the solidification rate, the SF number
and a residence time at each of temperatures.
FIG. 20 is a flowchart showing a manufacturing method
FIG. 20 is a flowchart showing a manufacturing method
of an ep

FIG. 4 shows the results of Experiment 2 showing a the exemplary embodiment.
generation state of LPD after the pit-evaluation heat treat-
ment on a silicon wafer corresponding to a solidification rate 25 the manufacturing ment on a silicon wafer corresponding to a solidification rate 25 the manufacturing process of the epitaxial silicon wafer at which SF are generated.

at which SF are generated.

FIG. 5 shows the results of Experiment 2 showing a FIG. 21C is still another illustration schematically show-

generation state of LPD after the pit-evaluation heat treat-

ing the manufacturing generation state of LPD after the pit-evaluation heat treat-
ment on a silicon wafer corresponding to a solidification rate according to the exemplary embodiment.

observation results of LPD on a silicon wafer increased after according to the exemplary embodiment.
the pit-evaluation heat treatment. FIG. 21E is a still further illustration schematically show-
FIG. 7 shows results of E

FIG. 7 shows results of Experiment 3 for deriving the ing the manufacturing process of the epitaxial silicon wafer manufacturing condition, which shows an LPD generation 35 according to the exemplary embodiment. manufacturing condition, which shows an LPD generation 35 according to the exemplary embodiment.

state after growing an epitaxial film and experimental results FIG. 21F is a still further illustration schematically show-

of FIG. 7 in an enlarged manner.

FIG. 9 is a graph showing results of Experiment 4 for 40

DESCRIPTION OF EMBODIMENT(S)

deriving the manufacturing condition, which shows a cor-

relation between a substrate resistivity a relation between a substrate resistivity and the number of SF Exemplary embodiment(s) of the invention will be generated.

FIG. 10 is a graph showing results of Experiment 5 for As shown in FIG. 20, a single crystal ingot manufacturing deriving the manufacturing condition, which shows a cor- 45 step (step S1) is conducted in the manufacturing

relation between a distance from a center of an epitaxial 50 according to CZ method (Czochralski process) using a silicon wafer and resistivity of an epitaxial film.
pull-up device (not shown). A diameter of the single cr

tionship between the solidification rate and a center tem-

⁵⁵ is manufactured according to the following conditions so

⁵⁵ is manufactured according to the following conditions so

FIG. 14 is a graph showing results of Experiment 7, which 60 more and 1.32×10^{20} atoms/cm³ or less
ows a relationship between the solidification rate, a resi-
Oxygen concentration: 7×10^{17} atoms/cm³ or more shows a relationship between the solidification rate, a resi-
dence time at each of temperatures, and the LPD number 12×10^{17} atoms/cm³ or less dence time at each of temperatures, and the LPD number when a temperature width is ± 30 degrees C.

ment 7, which shows a relationship between the solidifica- 65 10^{20} atoms/cm³ may be added.
tion rate, a residence time at each of temperatures, and the Subsequently, as shown in FIG. 20, an evaluation wafer
LPD numb

ment 7, which shows a relationship between the solidification rate and the residence time of the single crystal ingot.

BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 18 is a still further graph showing results of Experi-
FIG. 1 is a graph showing results of an experiment for ¹⁰ ment 7, which shows a relationship between the solidifica-
riving a

performed for verifying the results of Experiment 7, which
15 shows a relationship between the solidification rate and the

FIG. 2 is another graph showing results of Experiment 1^{13} shows a relationship between the solidification rate and the LPD

at treatment.
FIG. 4 shows the results of Experiment 2 showing a the exemplary embodiment

at which SF are not generated.

THG. 21D is a further illustration schematically showing

FIG. 6 shows the results of Experiment 2 showing AFM

the manufacturing process of the epitaxial silicon wafer

observation results

own in FIG. 4 in an overlapped manner.
FIG. 8 shows results of Experiment 3, which shows a part according to the exemplary embodiment.

relation between an argon annealing time and the number of an epitaxial silicon wafer.
SF generated. In the single crystal ingot manufacturing step, a single FIG. 11 is a graph showing results of Experiment 6 for crystal i FIG. 11 is a graph showing results of Experiment 6 for crystal ingot 1 as shown in FIG. 21A is manufactured from deriving the manufacturing condition, which shows a cor- a silicon melt added with red phosphorus (n-type dop a silicon melt added with red phosphorus (n-type dopant) according to CZ method (Czochralski process) using a FIG. 12 is a graph showing results of Experiment 7 for ingot 1 is 200 mm. The single crystal ingot 1 includes a deriving the manufacturing condition, which shows a rela-
shoulder 11, a straight body 12 and a tail 13.

perature of the crystal.

FIG. 13 is a graph showing the results of Experiment 7, that the resistivity of silicon wafers cut out from the single which shows a relationship between the solidification rate, a crystal ingot 1 falls in a range from 0.6 m Ω ·cm to 0.9 center temperature of the crystal, and the LPD number in the m Ω ·cm.

single crystal ingot.
FIG. 14 is a graph showing results of Experiment 7, which 60 more and 1.32×10^{20} atoms/cm³ or less

hen a temperature width is ± 30 degrees C.
FIG. 15 is another graph showing the results of Experi-
concentration in a range from 3.70×10^{19} atoms/cm³ to $2.93 \times$ FIG. 15 is another graph showing the results of Experi-
mentation in a range from 3.70×10^{19} atoms/cm³ to $2.93 \times$
ment 7, which shows a relationship between the solidifica- 65 10^{20} atoms/cm³ may be added.

cut-out step for cutting out evaluation silicon wafers 141 as

In the straight body 12 of the single crystal ingot 1 that has been and step oxidation film 16 present on the outer periphery of the straight body 12 of the single crystal ingot 1 that has been oxidation film 16 present on subjected to a temperature of 570 \pm 70 degrees C. for more ⁵ backside of each of the product silicon wafers 142 is than 200 minutes in the single crystal ingot manufacturing removed as shown in FIG. 21E with the use of step is cut out in a form of a cylindrical to-be-annealed block methods including polishing and etching (see, for instance, 14 as shown in FIG. 21A. Since the to-be-annealed block 14 JP-A-2003-273063 and JP-A-2011-114210). has experienced the above-described temperature condi-
tions, it is highly likely that clusters are generated in the 10 an outer edge of each of the product silicon wafers 142.

silicon wafers 141 are cut out from an end of each of the 15 In the argon annealing step (step S8), the batch furnace small blocks 140 near the tail 13.

140 or from an end of each of the small blocks 140 near the **Atmosphere:** argon gas shoulder 11. 20 Heat treatment temperature: from 1200 to 1220 degrees

Subsequently, as shown in FIG. 20, an evaluation anneal-
g step is performed on the evaluation silicon wafers 141 Heat treatment time: from 60 to 120 minutes ing step is performed on the evaluation silicon wafers 141 cut out in the step $S2$ (step $S3$).

treatment is applied using a batch furnace that is capable of 25 the product silicon wafers 142.

annealing at one time a plurality of evaluation silicon wafers Incidentally, red phosphorus out-diffuses in the argon

141. are subjected to a heat treatment at 1200 degrees C. for 30 in a range from 0.65 μ m to 0.91 μ m is formed on the surface
seconds in a hydrogen gas atmosphere.
a of the product silicon wafers **142**, thereby increasing

silicon wafers 141 that has been subjected to the evaluation moves from a high-concentration area to a low-concentra-
annealing step in the step S3 (step S4). In the pit-observation tion area due to a heat treatment(s) in annealing step in the step S3 (step S4). In the pit-observation tion area due to a heat treatment(s) in the subsequent device step, micropits are observed using a surface inspection production process, little problem oc system (Magics manufactured by Lasertec Corporation). In the hydrogen baking step (step S9), a heat treatment is

is judged (step S5). The step S5, when it is judged that the micropits are absorbing explanatus according to the following conditions.

In the step S5, when it is judged that the micropits are absorber of which the Heat tr diameter is 500 nm or more per one square centimeter (314 from 1050 to 1200 degrees C.)
or more per one silicon wafer of 200 mm diameter)), product 40 Heat treatment time: 30 seconds (in a range from 30 to or more per one silicon wafer of 200 mm diameter)), product 40 Heat treatment silicon wafers 142 are cut out as shown in FIGS. 21B and 300 seconds) 21C from the small block(s) 140 from which the evaluation In other words, the heat treatment is applied under subsilicon wafer 141 has been cut out. Then, as shown in FIG. stantially the same conditions as the pit-eva silicon wafer 141 has been cut out. Then, as shown in FIG. stantially the same conditions as the pit-evaluation heat 20, the product silicon wafers 142 are subjected to the steps treatment in the evaluation annealing step. of a backside-oxidation-film-formation step (step S6), a 45 The hydrogen baking step removes a natural oxidation backside-oxidation-film-removal step (step S7), an argon film or particles adhered on the surface of the prod backside-oxidation-film-removal step (step S7), an argon film or particles adhered on the surface of the product silicon annealing step (step S8), a hydrogen baking step ((epitaxial- wafers 142, thereby cleaning the produc film-formation step) step S9), and an epitaxial film growth In the epitaxial film growth step (step S10), an epitaxial

In other words, since it is highly likely that the clusters are 50 product silicon wafers 142 after being subjected to the generated in the product silicon wafers 142, the silicon hydrogen baking step. wafers 142 are subjected to all of the steps including the Dopant gas: phosphine (PH_3) gas argon annealing step . Waterial source gas: trichlorosilane (SiHCl₃) gas

Specifically, in the backside-oxidation-film-formation
step of the step S6, a backside of each of the product silicon 55 Growth temperature: 1080 degrees C. (in a range from
wafers 142 is subjected to a treatment according following conditions with a continuous normal-pressure Thickness of the epitaxial film: 5 μ m (in a range from 1 CVD apparatus (AMAX1200 manufactured by Amaya Co., μ m to 10 μ m) Ltd.) to form an oxidation film 16 (referred to as a backside

Resistivity (epitaxial film resistivity): 1 Ω cm (in a range

oxidation film 16 hereinafter) on the backside of the product 60 from 0.01 to 10 Ω cm) oxidation film 16 hereinafter) on the backside of the product 60 silicon wafer 142 as shown in FIG. 21D.

Material gas: mixture gas of silane (SiH_4) and oxygen a rang (O_2) . cm^3)

Thickness of the backside proxidation film: 550 nm (in a With the epitaxial film growth step being performed, an range from 100 nm to 1500 nm) 65 epitaxial silicon wafer 2 provided by forming an epitaxial

shown in FIG. 21B from the single crystal ingot 1 manu-
factured in the step S1 is performed (step S2).
the auto-doping.

oxidation film 16 present on the outer periphery of the removed as shown in FIG. 21E with the use of various

to-be-annealed block 14.
The removal of the back oxidation film 16 at the outer
Then, the to-be-annealed block 14 is divided into three periphery of the silicon wafer 142 restrains the generation of Then, the to-be-annealed block 14 is divided into three periphery of the silicon wafer 142 restrains the generation of cylindrical small blocks 140. Subsequently, the evaluation so-called nodules.

and blocks 140 near the tail 13. capable of annealing a plurality of product silicon wafers
It should be noted that the evaluation silicon wafers 141 142 at a single time is used to apply a heat treatment It should be noted that the evaluation silicon wafers 141 142 at a single time is used to apply a heat treatment may be cut out from both ends of each of the small blocks according to the following conditions.

t out in the step S2 (step S3).
In the evaluation annealing step, a pit-evaluation heat the clusters to eliminate or reduce the clusters generated in In the evaluation annealing step, a pit-evaluation heat the clusters to eliminate or reduce the clusters generated in treatment is applied using a batch furnace that is capable of 25 the product silicon wafers 142.

of the product silicon wafers 142, thereby increasing a Subsequently, a pit-observation step is performed on the 30 transition region width. However, since the red phosphorus

Next, whether the micropits are observed or not in step S4 35 applied on each of the product silicon wafers 142 in an

step ((epitaxial-film-formation step) step S10). film is grown according to the following conditions on the In other words, since it is highly likely that the clusters are 50 product silicon wafers 142 after being subjecte

-
-
-
- (Red phosphorus concentration: 4.86×10^{15} atoms/cm³ (in a range from 4.44×10^{14} atoms/cm³ to 4.53×10^{18} atoms/

nge from 100 nm to 1500 nm)
Film-formation temperature: 430 degrees C. (in a range film 17 on the surface of each of the product silicon wafers Film-formation temperature: 430 degrees C. (in a range film 17 on the surface of each of the product silicon wafers from 400 to 450 degrees C.) 142 as shown in FIG. 21F can be manufactured. 142 as shown in FIG. 21F can be manufactured.

silicon wafers 142 before the backside-oxidation-film-for-
mary-to-be-annealed block 15 and are subjected only to the
mation step, the argon annealing step eliminates or reduces
process of steps S11 to S14 without applying the clusters, so that the number of SF generated on the described steps S2 to S10, whereby the above-described epitaxial silicon wafer 2 falls at or below one per square 5 high-quality epitaxial silicon wafer 2 can be manu ependimeter. Further, the number of LPD generated on a Modifications
single epitaxial silicon wafer 2 falls at or below 314. Thus, It should be understood that the scope of the invention is single epitaxial silicon wafer 2 falls at or below 314. Thus, a high-quality epitaxial silicon wafer 2 can be manufactured.

after performing the backside-oxidation-film-removal step, 10 possible as long as such improvements and alterations are extended as $\frac{1}{\text{min}}$ of red phosphorus from the outer periphery compatible with the invention. uncovered by the backside oxidation film 16 can be pro-
moted, the instance, without applying the processes according to
moted, thereby restraining the occurrence of auto-doping.
the steps S2 to S5 and S11 to S14, the proc moted, thereby restraining the occurrence of auto-doping.
Thus, the resistivity on the surface of the epitaxial film 17 Thus, the resistivity on the surface of the epitaxial film 17 to the steps S6 to S10 may be applied on all of the product can be equalized.

15 silicon wafers 142 cut out from the straight body 12.

On the other hand, when it is judged that the micropits are Further, the unnecessary -to-be-annealed block 15 in the not observed in the step S5 as shown in FIG. 20, in other above exemplary embodiment may be cut out as th words, that one or more per square centimeter (314 or more per a single 200-mm-diameter silicon wafer) of the micropit of which diameter is 500 nm or more is not observed, the 20 backside-oxidation-film-formation step (step $S11$), the backbackside-oxidation-film-formation step (step S11), the back-
side-oxidation-film-removal step (step S12), the hydrogen less in the single crystal ingot manufacturing step, the side-oxidation-film-removal step (step S12), the hydrogen less in the single crystal ingot manufacturing step, the baking step ((epitaxial-film-formation step) step S13) and processes according to the steps S2 to S14 may b out from the small block 140 including the evaluation silicon
a silicon wafer added with red phosphorus so that resis-
wafer 141.

water 141.

In other words, since it is unlikely that the clusters are

in the product silicon wafers 142, it is not neces-

in the silicon wafer falls at or below 0.9 mQ2 cm;

generated in the product silicon wafers 142 annealed block 15 is manufactured under the above - 45 AP = (maximum - minimum) / (2xaverage) x100 % . mentioned temperature conditions , it is extremely unlikely that the clusters are generated . * * * *

Even when the clusters are generated in the product The product silicon wafers are cut out from the unneces-
silicon wafers 142 before the backside-oxidation-film-for-
sary-to-be-annealed block 15 and are subjected only to process of steps S11 to S14 without applying the above-described steps S2 to S10, whereby the above-described

high-quality epitaxial silicon wafer 2 can be manufactured. In a high to the above-described exemplary embodi-
In addition, since the argon annealing step is performed ment(s) but various improvements and design alteration ment(s) but various improvements and design alterations are possible as long as such improvements and alterations are

above exemplary embodiment may be cut out as the to-be-
annealed block 14 and the processes according to the steps S2 to S14 may be applied on the to-be-annealed block 14. In other words, irrespective of whether or not being subjected

-
- $\frac{1}{41}$.
In other words, since it is unlikely that the clusters are that is that is that red phosphorus so that red phosphorus
	-
	-
	-