

(12) United States Patent

Whetsel

(54) TAP DUAL PORT ROUTER CIRCUITRY WITH GATED SHIFTDR AND CLOCKDR

- (71) Applicant: TEXAS INSTRUMENTS (58) **INCORPORATED, Dallas, TX (US)**
- (72) Inventor: Lee D. Whetsel, Parker, TX (US)
- (3) Assignee: **Iexas Instruments Incorporated**, See application file for complete
Dallas, TX (US) (56) References Cited
- (a) Notice. Subject to any discidently, the term of this U.S. PATENT DOCUMENTS patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 15/340,507
- (22) Filed: Nov. 1, 2016

US 2017/0045581 A1 Feb. 16, 2017

Related U.S. Application Data

- (62) Division of application No. 14/978,752, filed on Dec. 22, 2015, now Pat. No. 9,513,336, which is a division of application No. $14/547,830$, filed on Nov. 19, 2014, now Pat. No. 9,261,559, which is a division of application No. 13/587, 522, filed on Aug. 16, 2012, now Pat. No. 8, 924, 802.
- (60) Provisional application No. $61/524,632$, filed on Aug. 17, 2011.
- (51) Int. Cl.

(52) U.S. Cl.
CPC ... *GOIR 31/3177* (2013.01); *GOIR 31/31723* $(2013.01);$ GOIR 31/31724 $(2013.01);$ GOIR 31/31725 (2013.01); G01R 31/318508

(10) Patent No.: US $9,753,085$ B2
(45) Date of Patent: Sep. 5, 2017

(45) Date of Patent:

- $(2013.01);$ GO1R 31/318513 $(2013.01);$ GO1R 31/318555 (2013.01); GOIR 31/318597 (2013.01)
- Field of Classification Search CPC G01R 31/3177; G01R 31/31725; G01R 31/31723; G01R 31/31724; G01R 31/318597; G01R 31/318508; G01R 31/318513; G01R 31/318555 See application file for complete search history.

OTHER PUBLICATIONS

Chunsheng Liu; Link, Z .; Pardhan, D.K., "Reuse-based test access and integrated test scheduling for network-on-chip," Design, Automation and Test in Europe, 2006, Date '06. Proceedings, vol. 1 no., pp. 6, pp., Mar. 6-10, 2006.

(Continued)

Primary Examiner — Cynthia Britt (74) Attorney, Agent, or $Firm$ - Lawrence J. Bassuk; Charles A. Brill; Frank D. Cimino

(57) ABSTRACT

This disclosure describes a test architecture that supports a common approach to testing individual die and dies in a 3D TAP design to facilitate the testing of parallel test circuits within the die.

4 Claims, 18 Drawing Sheets

(56) References Cited

U.S. PATENT DOCUMENTS

OTHER PUBLICATIONS

Munyoung Lee; Kideok Cho; Kunwoo Park; Kwon, T.,; Yanghee Choi, "Scan: Scalable Content Routing for Content-Aware Networking," Communications (ICC), 2011 IEEE International Con-

ference on, vol., no., pp. 1, 5, Jun. 5-9, 2011.
Amory, AM.; Briao, E.; Cola, E.; Lubaszewski, M.; Moraes, F.G., ference 2005. Proceedings . ITC 2005. IEEE International, vo., no., pp. 9 pp. 599 Nov. 8-8, 2005.

* cited by examiner

(PRIOR ART)

FIG. 5

FIG. 7

FIG. 9

FIG. 12

FIG. 13C

FIG. 13D

U.S. Patent Sep. 5, 2017

FIG. 23

FIG. 25

TAP DUAL PORT ROUTER CIRCUITRY FIG. 11 illustrate stacked die using bond wires.
WITH GATED SHIFTDR AND CLOCKDR FIG. 12 illustrates stacked die using through silicon vias (TSVs).

REFERENCE TO RELATED DISCLOSURES

THE 13A illustrates a test architecture of the disclosure.

This application is a Divisional of prior application Ser.

No. 14/978,752, filed Dec. 22, 2015, now U.S. Pat. No.

9,513,336, i

Which was a divisional of prior application Ser. No. FIG. 16 illustrates a die stack according to the disclosure.
 $\frac{547.830 \text{ field Now } 19.2014 \text{ now IIS Pat No 9261}^{10.2014}}{2014 \text{ rad of flow of the distance}}$ 14/547,830, filed Nov. 19, 2014, now U.S. Pat. No. 9,261, 559, issued Apr. 16, 2016;

Which was a divisional of prior application Ser. No. FIG. 19 illustrates a compare circuit of the disclosure.
(587.522 filed Aug. 16, 2012, now U.S. Pat. No. 8, 924 FIG. 20 illustrates a maskable compare circuit of the 13/587,522, filed Aug. 16, 2012, now U.S. Pat. No. 8,924, FIG. 20
802, issued Dec. 30, 2014; disclosure.

And claims priority from Provisional Application No. ¹⁵ FIG 21 illustrates a test architecture of the disclosure.

FIG 22 illustrates a die stack according to the disclosure. 61/524,632, filed Aug. 17, 2011.

This disclosure is related to pending application Ser. No. FIG. 23 illustrates a test architecture of the disclosure.

13/188,078 and U.S. Pat. Nos. 7,404,129 and 7,346,821.

FIG. 24 illustrates a test architecture of the disclosure.

FIG. 25 illustrates a test architecture of the disclosure.

FIG. 26 illustrates a multiple TAP Domain arch

This disclosure relates generally to three dimensional FIG. 27 illustrates a die stack according to the disclosure.

(3D) stacked die and specifically to a test architecture that DETAILED DESCRIPTION OF THE supports the testing of die in the 3D stack. 25

be stacked on top of one another to form a stacked die State Machine (TSM), an instruction register 104, data arrangement for mounting on a system substrate, such as, ³⁰ registers 1-N 106 including a bypass register and but not limited to, a printed circuit board. Prior to assem-
hling a stacked die, each die to be stacked must be tested to availing control signals from the TSM to a target data bling a stacked die, each die to be stacked must be tested to navigating control signals from the TSM to a target data
ensure goodness. After a stacked die is assembled, it must be register. The die has inputs for a TDI, T ensure goodness. After a stacked die is assembled, it must be register. The die has inputs for a TDI, TCK and TMS signal
tested again to ensure the goodness of the assembly and an output for a TDO signal. The TSM inputs th

tester. Testing of the stacked die assembly is typically done the router, instruction register control (IRC) to the instruction register and a select signal to the TDO multiplexer by a stacked die assembly tester. The test architecture ion register and a Select signal to the TDO multiplexer
designed into the die must be capable of supporting both the circuitry. The instruction register inputs the TD testing of the individual die on the die tester and the testing
of the final stacked die assembly on the stacked die tester. ⁴⁰ output (IRO) bus and a TDO signal to the TDO output via
The present disclosure describes a t The present disclosure describes a test architecture that the TDO multiplexer. Each data register inputs the TDI supports both individual die testing and final stacked die signal, DRC inputs from the router and outputs a T supports both individual state die testing and final state of the router and output via the TDO multiplexer. During instruc-
to the TDO output via the TDO multiplexer. During instruc-

the testing of individual die and 3D stacked die arrangements.

FIG. 10 illustrates a test architecture of the disclosure.

FIG. 18 illustrates test circuit of the disclosure.
FIG. 19 illustrates a compare circuit of the disclosure.

FIELD OF THE DISCLOSURE 20 FIG. 26 illustrates a multiple TAP Domain architecture of the disclosure.

DISCLOSURE

BACKGROUND OF THE DISCLOSURE
FIG. 1 illustrates a die 100 including a conventional IEEE
rated circuit die may be designed such that they may 1149.1 test architecture. The architecture includes a TAP Integrated circuit die may be designed such that they may 1149.1 test architecture. The architecture includes a TAP
External on top of one another to form a stacked die State Machine (TSM), an instruction register 104, dat tested again to ensure the goodness of the assembly. and an output for a TDO signal. The TSM inputs the TCK resting of the individual die is typically done by a die 35 and TMS signals, and outputs data register control (DR Testing of the individual die is typically done by a die ³⁵ and TMS signals, and outputs data register control (DRC) to the instruction register control (IRC) to the instruction register control (IRC) to the instruction tion scan operations, the TSM controls the instruction reg-BRIEF SUMMARY OF THE DISCLOSURE 45 ister to capture instruction data, shift instruction data from TDI to TDO and update the instruction data from the This disclosure describes a test architecture that supports instruction register. During data scan operations the TSM
e testing of individual die and 3D stacked die arrange- controls a data register selected by the current capture data, shift data from TDI to TDO and update data $\frac{1}{100}$ from the data register.

50 BRIEF DESCRIPTIONS OF THE VIEWS OF FIG. 3 illustrates a first example router circuit 110 that can
THE DRAWINGS be enabled by the IRO bus to control capture and shift be enabled by the IRO bus to control capture and shift operations to a data register 106. In this example, the router FIG. 1 illustrates an IEEE Test Access Port (TAP). circuit couples ClockDR and ShiftDR signals 302 from the FIG. 2 illustrates the state diagram of the TAP. 55 DRC output bus of TSM 102 to ClockDR and ShiftDR FIG. 2 illustrates the state diagram of the TAP. 55 DRC output bus of TSM 102 to ClockDR and ShiftDR FIG. 3 illustrates a TAP capture and shift operation. 55 signals 304 to the DRC input bus of the data register, via FIG. 3 illustrates a TAP capture and shift operation. signals 304 to the DRC input bus of the data register, via
FIG. 4 illustrates a TAP capture, shift and update opera-
gating circuits 308 and 310. The ClockDR provides t gating circuits 308 and 310. The ClockDR provides the tion. clock input to the data register and the ShiftDR signal
FIG. 5 illustrates an improved TAP design of the disclo-
sure. 60 repeating TSM state transitions 306 to access the data
FIG. 6 illustrate a dual port router (D FIG. 6 illustrate a dual port router (DPR) of the disclosure. register is indicated in FIG. 3. As shown there are dead states FIG. 7 illustrate an improved TAP capture and shift (dotted line box states) in the repeating TS (dotted line box states) in the repeating TSM state transioperation.
FIG. 8 illustrate a DPR of the disclosure. ShiftDR operation and the CaptureDR operation. This pre-
ShiftDR operation and the CaptureDR operation. This pre-FIG. 8 illustrate a DPR of the disclosure. ShiftDR operation and the CaptureDR operation. This pre-
FIG. 9 illustrate an improved TAP capture, shift and 65 vents the TSM from being able to perform at speed shift and update operation.
FIG. 10 illustrates a test architecture of the disclosure. limitation.
Initiation .

FIG. 4 illustrates a second example router circuit 110 that cause data to shift through the data register from TDI to can be enabled by the IRO bus to control capture, shift and TDO. At appropriate times during the shiftin can be enabled by the IRO bus to control capture, shift and TDO. At appropriate times during the shifting the CPT update operations to a data register 106. In this example, the signal will be asserted, to cause a capture o router circuit couples ClockDR, ShiftDR and UpdateDR then de-asserted to resume shifting. As seen, there are no signals 402 from the DRC output bus of TSM 102 to 5 dead states in the capture and shift operations when using signals 402 from the DRC output bus of TSM 102 to 5 dead states in the capture and shift operations when using the ClockDR, ShiftDR and UpdateDR signals 404 to the DRC CPT signal, as there were in the FIG. 3 timin input bus of the data register, via gating circuits 408-412. FIG. 8 illustrates a first example DPR circuit 502 that can
The ClockDR provides the clock input to the data register, be enabled by the IRO bus to control captu the ShiftDR signal provides the capture or shift input to the update operations to a data register 106. As seen, the data register and the UpdateDR signal provides the update 10 example DPR circuit is identical to the exam data register and the UpdateDR signal provides the update 10 input to the data register. The repeating TSM state transitions circuit of FIG. 4 with the exception that a multiplexer 804 406 to access the data register is indicated in FIG. 4. As has been placed on ShiftDR input of gat 406 to access the data register is indicated in FIG. 4. As has been placed on ShiftDR input of gate 410 and a shown there are dead states (dotted line box states) in the multiplexer 802 has been place on the UpdateDR input repeating TSM state transitions. For example, there is a dead gate 408. When the ShiftDR and UpdateDR output signals state between the last ShiftDR operation and the UpdateDR 15 of bus 404 are to be controlled by the Shift state between the last ShiftDR operation and the UpdateDR 15 of bus 404 are to be controlled by the ShiftDR and Updat-
operation and another dead state between the UpdateDR eDR inputs of bus 402, the IRO input will enable and update operations and at speed update and capture and UpdateDR signals from the TSM to gates 408 and 410.

operations cannot be performed using TSM state transitions. When the ShiftDR and UpdateDR output signals of bus

that includes an improved TAP in combination with a
parallel test input and output mechanism for facilitating the FIG. 9 illustrates the timing diagram of performing cap-

tical to the TAP architecture of FIG. 1 with the exception that from TDI to TDO. During the shifting the UPD signal will
the router 102 of FIG. 1 has been replaced with a dual port be asserted to cause an update operation the router 102 of FIG. 1 has been replaced with a dual port be asserted to cause an update operation to occur, then the router (DPR) 502. The TAP architecture of FIG. 5 also CPT signal will be asserted to cause a capture o includes two new inputs, a Capture (CPT) input and an 30 Update (UPD) input. The first input port 504 of the DPR is operations. As seen, there are no dead states in the capture, coupled to the DRC outputs from the TSM and the second shift and update operations when using the CPT input port 506 of the DPR is coupled to the CPT and UPD signals, as there were in the FIG. 4 timing example 306.

inputs. The DRC outputs of the DPR are coupled to respec-

FIG. 10 illustrates a die 1000 containing the imp tive data registers 106. The DPR inputs IRO signals from the 35 TAP architecture 1002 of FIG. 5 coupled to parallel test instruction register. During instruction scan operations, the circuits 1-N 1004 via the DRC and IRO buses of the TSM controls the instruction register to capture instruction improved TAP architecture. As seen in FIG. 10, t TSM controls the instruction register to capture instruction improved TAP architecture. As seen in FIG. 10, the DRC and data, shift instruction data from TDI to TDO and update the IRO buses of FIG. 5 are extended from the data, shift instruction data from TDI to TDO and update the IRO buses of FIG. 5 are extended from the improved TAP instruction data from the instruction register.

first input port 504 of the DPR, the TSM controls a data Parallel Test Data Inputs (PTDI) and a group of Parallel Test register selected by the current instruction to capture data, Data Outputs (PTDO). When enabled by the register selected by the current instruction to capture data, Data Outputs (PTDO). When enabled by the IRO bus, a shift data from TDI to TDO and update data from the data parallel test circuit may be operated by the DRC si shift data from TDI to TDO and update data from the data parallel test circuit may be operated by the DRC signals register. When the first port of the DPR is selected, the TAP from the DPR to perform capture and shift oper architecture of FIG. 5 operates exactly like the TAP archi- 45 tecture of FIG. 1. However, during data scan operations DPR allow the capture and shift or capture, shift and update when the IRO bus selects the second input port of the DPR. operations to be selectively controlled by the when the IRO bus selects the second input port of the DPR, operations to be selectively controlled by the TSM, as shown the TSM controls the shifting of a selected data register in FIGS. 3 and 4, or by the CPT and UPD sign the TSM controls the shifting of a selected data register in FIGS. 3 and 4, or by the CPT and UPD signals, as shown
between TDI and TDO, but the capture and update opera-
in FIGS. 6-9. The advantage of using the CPT and UP between TDI and TDO, but the capture and update opera-
tions of the data register are controlled by the CPT and UPD 50 signals to control a parallel test circuit is that the capture and

operations to a data register 106. As seen, the example DPR test data from PTDI and outputs parallel test data to PTDO.

circuit is identical to the example router circuit of FIG. 3 55 During test, the PTDI and PTDO buses with the exception that a multiplexer has been placed on external leads of die 1000, as will be shown and described Shift DR in the Shift DR output signal in regard to FIGS. 13, 14, 16, 17, 21, 22, 23, and 24. ShiftDR input of gate 308. When the ShiftDR output signal of bus 304 is to be controlled by the ShiftDR input signal of FIG. 11 illustrates an older approach 1100 of stacking die bus 302, the IRO input will enable the gates and will set the on top of one another. This example sho multiplexer to input the ShiftDR signal from the TSM to 60 gate 308. When the ShiftDR output signal of bus 304 is to gate 308. When the ShiftDR output signal of bus 304 is to stacking approach is based on a pyramid arrangement where be controlled by the CPT input signal, the IRO input will smaller die are stacked onto larger lower. The d be controlled by the CPT input signal, the IRO input will smaller die are stacked onto larger lower. The die are enable the gates and will set the multiplexer to input the CPT connected to each other using bond wires 1102

FIG. 7 illustrates the timing diagram of performing cap-65 ture and shift operations using the CPT input. As seen the TSM will go to and remain in the ShiftDR state $(TMS=0)$ to

4

be enabled by the IRO bus to control capture, shift and multiplexer 802 has been place on the UpdateDR input of is is a well known TSM testing limitation. 20 are to be controlled by the CPT and UPD input signals, the The following disclosure provides a die test architecture IRO input will enable the gates and will set the multiplexe IRO input will enable the gates and will set the multiplexers

testing of functional circuits within the die. ture, shift and update operations using the CPT and UPD
FIG. 5 illustrates a die 500 including the improved TAP 25 inputs. As seen the TSM will go to and remain in the FIG. 5 illustrates a die 500 including the improved TAP 25 inputs. As seen the TSM will go to and remain in the architecture of the disclosure. The TAP architecture is iden-
ShiftDR state to cause data to shift through the CPT signal will be asserted to cause a capture operation to occur. Shifting resumes following the update and capture

struction data from the instruction register. architecture 1002 to form connections to the parallel test
During data scan operations when the IRO bus selects the 40 circuits 1004. Each parallel test circuit has a group of During data scan operations when the IRO bus selects the 40 circuits 1004. Each parallel test circuit has a group of first input port 504 of the DPR, the TSM controls a data Parallel Test Data Inputs (PTDI) and a group of from the DPR to perform capture and shift operations, or capture, shift and update operations. The IRO inputs to the the data respectively.
In shift and the capture, shift and update operations do not
Include test control a parallel test controlled test controlled test controlled shift and update operations do not
Include dead states. Du FIG. 6 illustrates a first example DPR circuit 502 that can include dead states. During the shifting part of the above
be enabled by the IRO bus to control capture and shift mentioned operations, the parallel test circuit

on top of one another. This example shows the stack including a bottom die, a middle die and a top die. This end will set the gate 308.
FIG. 7 illustrates the timing diagram of performing cap-65 not shown each die contains functional circuits that are connected to the bond pads. The bottom die of the stack is mounted on a substrate.

including a bottom die, a middle die and a top die. This FIG. 13D illustrates a gating circuit 1306 that gates only stacking approach, commonly referred to as three dimen-
sional (3D) stacking, is based on vertical connect referred to as through silicon vias (TSV), that are formed the TCK signal.
from the bottom surface of a die to the top surface of the die. As seen in all gating examples of FIGS. 13B-13E, at least
When die are stacked, con the surfaces of each die connect the embedded TSVs of each
When one or both of the TCK and TMS signals are gated off,
die together to provide vertical signaling paths up and down 10 TAPs in upper die that are connected to contains functional circuits that are connected to some of the The multiplexer 1304 inputs the TDO from the Improved TSVs. There are many advantages of using TSVs, including TAP, the TDI input from the top surface contact point, a
but not limited too, simplification of connectivity, high control signal from the IRO bus of the Improved TA but not limited too, simplification of connectivity, high control signal from the IRO bus of the Improved TAP and bandwidth signaling and the ability to provide an extremely 15 outputs a TDO signal to the bottom surface co bandwidth signaling and the ability to provide an extremely 15 large number of connections between die in a stack.

approach of FIG. 11 or the newer 3D approach of FIG. 12, ally the IRO bus from the Improved TAP, and outputs a bus this disclosure describes the test architecture as it would be 20 of N or less than N PTDO signals to buffers 1302. The implemented in die that are designed to be stacked using the buffers, when enabled by the IRO output o 3D approach of FIG. 12. However, it should be understood TAP, output the N or less than N PTDO signals to the N wide
that the test architecture of this disclosure is not limited to PTDO TSV bus 1202 to the tester. The PTDI that the test architecture of this disclosure is not limited to PTDO TSV bus 1202 to the tester. The PTDI and PTDO only being used in die that are stacked according to the 3D buses may be dedicated for communicating test s approach. Indeed, the test architecture may be implemented 25 in die designed to be stacked in either the pyramid approach, function signals. The N width of the PTDI and PTDO buses mixture of pyramid and 3D approaches. Further, the test widest parallel test input and parallel test output. For architecture may be implemented in die that are not neces- example, if a Parallel Test Circuit 1004 has a 32 architecture may be implemented in die that are not necessarily intended to be stacked, i.e. a standalone die.

FIG. 13A illustrates a test architecture of the disclosure bits.

designed into a die 1300 that is to be used as the bottom die The Improved TAP has CPT, UPD, TMS and TCK inputs

in a 3D stack die arrangement. The test arc FIG. 10, gating circuitry 1306, 3-state buffers 1302, and 35 multiplexer 1304. The die includes an N signal wide bus of PTDI TSVs 1202 extending from contact points 1204 on the ally to some or all of the Parallel Test Circuits.
bottom surface of the die to contact points 1204 on the top When access to only the Improved TAP of die 1300 is bottom surface of the die to contact points 1204 on the top surface of the die. The die includes a bus of Test Control Input (TCI) TSVs 1202, including the CPT, UPD, TCK and 40 TMS signals of FIG. 10, that are coupled between contact TMS signals of FIG. 10, that are coupled between contact the control signal to multiplexer 1304 is set to select the points 1204 on the bottom surface of the die to contact points TDO output of the Improved TAP to be outpu points 1204 on the bottom surface of the die to contact points TDO output of the Improved TAP to be output on the bottom 1204 on the top surface of the die. The die includes a TDI surface TDO contact point. In this configu 1204 on the top surface of the die. The die includes a TDI surface TDO contact point. In this configuration, a scan path contact point 1204 on the bottom surface of the die for is formed from the bottom surface TDI contact inputting a TDI signal to the Improved TAP. The die includes 45 a TDO contact point on the bottom surface of the die for a TDO contact point on the bottom surface of the die for bottom surface TDO contact point of die 1300, via multi-
outputting a TDO signal from multiplexer 1304. The die plexer 1304. includes a bus of PTDO TSVs 1202 extending from contact When access to the Improved TAP of die 1300 and a TAP points 1204 on the top surface of the die to contact points or an Improved TAP of an upper die is required, the 1204 on the bottom top surface of the die. The die includes 50 signal to gating circuit 1306 is set to gate on the TCI inputs a TDI contact point 1204 on the top surface of the die for to the top surface TCI contact points inputting a TDI signal to multiplexer 1304. The die includes to multiplexer 1304 is set to select the top surface TDI a TDO contact point 1204 on the top surface of the die for contact point to be output on the bottom surf a TDO contact point 1204 on the top surface of the die for contact point to be output on the bottom surface TDO outputting a TDO signal from the Improved TAP 1002. For contact point. In this configuration, a scan path is f outputting a TDO signal from the Improved TAP 1002. For contact point. In this configuration, a scan path is formed
the bottom die of FIG. 13, the term "bottom surface" means 55 from the bottom surface TDI contact point of the die surface to be coupled to a system substrate, and the through the Improved TAP to the top surface TDO contact
term "top surface means the die surface to be connected to point of die 1300, through the TDI to TDO path term "top surface means the die surface to be connected to point of die 1300, through the TDI to TDO path of the upper an upper die in the stack.

Gating circuit 1306 has inputs coupled to some or all of 1300 and through multiplexer 1304 to the bottom surface the TCI contact points on the bottom surface of the die, a 60 TDO contact point of die 1300. Link input from the IRO from the Improved TAP and

Under a Parallel Test Circuit 1004 is to be tested, the

Under the Improved TAP will be loaded with an instruction that outputs coupled to some or all the TCI contact points on the Improved TAP will be loaded with an instruction that top surface of the die. Any TCI signals that are not routed enables the buffers 1302 associated with the Par through the gating circuit simply bypass the gating circuit as Circuit to be tested to drive the PTDO TSV bus. Other

⁶⁵ buffers 1302 will not be enabled. Also, and only if required,

FIG. 12 illustrates a newer approach 1200 of stacking die FIG. 13C illustrates a gating circuit 1306 that gates only on top of one another. This example shows the stack the TMS and TCK signals.

ge number of connections between die in a stack. Each Parallel Test Circuit 1004 inputs a bus of N or less
While the test architecture of this disclosure may be than N PTDI signals from the N wide PTDI TSV bus 1202 While the test architecture of this disclosure may be than N PTDI signals from the N wide PTDI TSV bus 1202 implemented in die that are stacked using the older pyramid from a tester, the DRC bus from the Improved TAP, opti buffers, when enabled by the IRO output of the Improved buses may be dedicated for communicating test signals or they may be shared between communicating test signals and the 3D approach or in various arrangements that may use a is established by the Parallel Test Circuit 1004 having the mixture of pyramid and 3D approaches. Further, the test widest parallel test input and parallel test out test input and 32 bit parallel test output, N will be set to 32

> bottom surface TDI contact point, a TDO output coupled to the multiplexer, DRC outputs coupled to the Parallel Test Circuits and IRO outputs coupled to buffer 1302 and optionally to some or all of the Parallel Test Circuits.

> required, the Link signal to gating circuit 1306 is set to gate off the TCI inputs to the top surface TCI contact points, and is formed from the bottom surface TDI contact point of die 1300, through the Improved TAP of die 1300 and to the

or an Improved TAP of an upper die is required, the Link ally upper die in the stack.

Gating circuit 1306 has inputs coupled to some or all of 1300 and through multiplexer 1304 to the bottom surface

enables the buffers 1302 associated with the Parallel Test
Circuit to be tested to drive the PTDO TSV bus. Other shown in dotted line.

FIG. 13B illustrates a gating circuit 1306 that gates all the the instruction will output IRO signals to the Parallel Test

TCI CPT, UPD, TCK and TMS signals.

Circuit to set up its test operation mo Circuit to set up its test operation mode. After this step, the Improved TAP will control the Parallel Test Circuit with the top die in the stack. The choosing is simply accomplished by DRC outputs to perform capture and shift type testing or keeping the Fuse 1402 closed as it was manu 10. When a Parallel Test Circuit is being tested, its PTDO or by opening the Fuse so that the die could be used as a
outputs will be the only outputs driving the PTDO TSV bus 5 middle die in the customer's die stack. The o

FIG. 14 illustrates a test architecture of the disclosure surface TDO contact point and apply a voltage sufficient to designed into a die 1400 that is to be used as a middle or a blow the Fuse at the bottom surface TDO con designed into a die 1400 that is to be used as a middle or a blow the Fuse at the bottom surface TDO contact point. The top die in a 3D stack die arrangement. The test architecture opening and closing of Fuse 1402 could be includes the Improved TAP 1002, parallel test circuits 1004, 10 electrically programmable fuse were used. While the word 3-state buffers 1302, and a Fuse includes an Fuse is used, it should be understood, element 1402 coul 3-state buffers 1302, and a Fuse 1402. The die includes an Fuse is used, it should be understood, element 1402 could be N signal wide bus of PTDI TSVs 1202 extending from any type of circuit or connection that can pass the N signal wide bus of PTDI TSVs 1202 extending from any type of circuit or connection that can pass the TDO contact points 1204 on the bottom surface of the die to signal or not pass the TDO signal. For example, element contact points 1204 on the bottom surface of the die to signal or not pass the TDO signal. For example, element contact points 1204 on the top surface of the die. The die 1402 could be a 3-state buffer that is selectively contact points 1204 on the top surface of the die. The die 1402 could be a 3-state buffer that is selectively enabled to includes a bus of Test Control Input (TCI) TSVs 1202, 15 pass the TDO signal or disabled to not pass including the CPT, UPD, TCK and TMS signals of FIG. 10, When a Parallel Test Circuit 1004 is to be tested, the that are coupled between contact points 1204 on the bottom Improved TAP will be loaded with an instruction that that are coupled between contact points 1204 on the bottom Improved TAP will be loaded with an instruction that surface of the die to contact points 1204 on the top surface enables the buffers 1302 associated with the Para of the die. The die includes a TDI contact point 1204 on the Circuit to be tested to drive the PTDO TSV bus. Other bottom surface of the die for inputting a TDI signal to the 20 buffers 1302 will not be enabled. Also, and Improved TAP. The die includes a TDO contact point on the the instruction will output IRO signals to the Parallel Test bottom surface of the die for outputting a TDO signal. The Circuit to set up its test operation mode. After this step, the die includes a bus of PTDO TSVs 1202 extending from Improved TAP will control the Parallel Test Cir die includes a bus of PTDO TSVs 1202 extending from Improved TAP will control the Parallel Test Circuit with the contact points 1204 on the top surface of the die to contact DRC outputs to perform capture and shift type te points 1204 on the bottom top surface of the die. The die 25 includes a TDI contact point 1204 on the top surface of the 10. When a Parallel Test Circuit is being tested, its PTDO die for inputting a TDI signal. The die includes a TDO outputs will be the only outputs driving the PTD die for inputting a TDI signal. The die includes a TDO outputs will be the only outputs driving the PTDO TSV bus contact point 1204 on the top surface of the die for output-
of a single die or a stack of die. ting a TDO signal from the Improved TAP 1002. The die When the Improved TAP receives TCK and TMS control includes a Fuse 1402 having a first terminal connected to the 30 from the TCI bus it can shift data from the bottom s includes a Fuse 1402 having a first terminal connected to the 30 TDO output of the Improved TAP and the top surface TDO TDO output of the Improved TAP and the top surface TDO TDI contact point to the top surface TDO contact point. If contact point and a second terminal connected to the top the Fuse 1402 is closed, the data shifted to top su contact point and a second terminal connected to the top the Fuse 1402 is closed, the data shifted to top surface surface TDI contact point and the bottom surface TDO contact point is also present at the top surface TDI co

For the middle or top die of FIG. 14, the term "bottom 35 surface" means the die surface to be coupled to a lower or surface" means the die surface to be coupled to a lower or is not present at the top surface TDI contact point and the the bottom die of the stack, and the term "top surface" means bottom surface TDO contact point. the die surface to be connected to an upper middle or the top FIG. 15 illustrates a stack die example including a bottom die in the stack

than N PTDI signals from the N wide PTDI TSV bus 1202, the DRC bus from the Improved TAP, optionally the IRO the DRC bus from the Improved TAP, optionally the IRO 1402 of the middle die 1400 has been opened to allow the bus from the Improved TAP, and outputs a bus of N or less die to operate as a middle die in the stack, and the bus from the Improved TAP, and outputs a bus of N or less die to operate as a middle die in the stack, and the Fuse 1402 than N PTDO signals to buffers 1302. The buffers, when of the top die 1400 remains closed to allow th than N PTDO signals to buffers 1302. The buffers, when of the top die 1400 remains closed to allow the die to operate enabled by the IRO output of the Improved TAP, output the 45 as the top die in the stack. N or less than N PTDO signals to the N wide PTDO TSV When an instruction is loaded into the bottom die to allow bus 1202. The PTDI and PTDO buses may be dedicated for access to the Improved TAP of the bottom die 1300, the bus 1202. The PTDI and PTDO buses may be dedicated for access to the Improved TAP of the bottom die 1300, the communicating test signals or they may be shared between Improved TAP will respond to the TCK and TMS control communicating test signals or they may be shared between Improved TAP will respond to the TCK and TMS control communicating test signals and function signals. The N signals of the TCI bus to input data from the bottom surf width of the PTDI and PTDO buses is established by the 50 TDI contact point and output data to the bottom surface
Parallel Test Circuit 1004 having the widest parallel test TDO contact point via multiplexer 1304. As descri Parallel Test Circuit 1004 having the widest parallel test input and parallel test output. For example, if a Parallel Test input and parallel test output. For example, if a Parallel Test FIG. 14, the instruction controls the gating circuit to gate off
Circuit 1004 has a 32 bit parallel test input and 32 bit parallel the TCI control signals to Circuit 1004 has a 32 bit parallel test input and 32 bit parallel the TCI control signals to the TAPs of the upper die, and also test output, N will be set to 32 bits. controls multiplexer 1304 to couple the TDO output of

to the Fuse 1402 and the top surface TDO contact point, the man instruction is loaded into the bottom die to allow to the Fuse 1402 and the top surface TDO contact point, daisy-chained access to the Improved TAPs of the bo DRC outputs coupled to the Parallel Test Circuits and IRO middle and top die, the Improved TAPs will respond to the outputs coupled to buffers 1302 and optionally to some or all 60 TCK and TMS control signals of the TCI bu outputs coupled to buffers 1302 and optionally to some or all 60 of the Parallel Test Circuits.

as is allows the die 1400 to be programmed for use as either bottom surface of the bottom die via multiplexer 1304. As a middle die in a stack of die, or as the top die in a stack of described in FIG. 14, the instruction l a middle die in a stack of die, or as the top die in a stack of described in FIG. 14, the instruction loaded into the bottom die. This allows a die manufacturer to design and manufac- 65 die controls the gating circuit to die. This allows a die manufacturer to design and manufac- 65 die controls the gating circuit to gate on the TCI control
ture only one version of a die that a customer may purchase signals to the TAPs of the upper die, and ture only one version of a die that a customer may purchase signals to the TAPs of the upper die, and also controls and chose to use it as either a middle die in the stack or the multiplexer 1304 to couple the TDO output o

outputs will be the only outputs driving the PTDO TSV bus 5 middle die in the customer's die stack. The opening of the of a single die or a stack of die. Fuse could be done in a myriad of ways, grounding the top opening and closing of Fuse 1402 could be reversible if an

> enables the buffers 1302 associated with the Parallel Test
Circuit to be tested to drive the PTDO TSV bus. Other DRC outputs to perform capture and shift type testing or capture, shift and update type testing as described in FIG.

surface TDI contact point and the bottom surface TDO contact point is also present at the top surface TDI contact contact point. If the Fuse point and the bottom surface TDO contact point. If the Fuse 14021 is opened, the data shifted to top surface contact point

e in the stack.
Each Parallel Test Circuit 1004 inputs a bus of N or less 40 example illustrates how the TAPs 1002 of the die in the stack example illustrates how the TAPs 1002 of the die in the stack are accessed, according to the disclosure. As seen, the Fuse

signals of the TCI bus to input data from the bottom surface
TDI contact point and output data to the bottom surface t output, N will be set to 32 bits. controls multiplexer 1304 to couple the TDO output of the
The Improved TAP 1002 has CPT, UPD, TMS and TCK 55 Improved TAP of the bottom die to the bottom surface TDO The Improved TAP 1002 has CPT, UPD, TMS and TCK 55 Improved TAP of the bottom die to the bottom surface TDO inputs coupled to the TCI TSV bus, a TDI input coupled to contact point.

the Parallel Test Circuits.

Fuse 1402 is an important aspect of the present disclosure, bottom die and output data to the TDO contact point on the Fuse 1402 is an important aspect of the present disclosure, bottom die and output data to the TDO contact point on the as is allows the die 1400 to be programmed for use as either bottom surface of the bottom die via multi multiplexer 1304 to couple the TDO output of the top die to

the TDO TSV signal path in the die stack. As seen in FIG. PTDIO TSV bus, which is coupled to the tester via a PTDIO 15, the Fuse 1402 of the middle die is opened, allowing the contact point on die 1700. closed Fuse 1402 of the top die to pass the TDO output of Testing die 1700 using Mode 1 requires the tester to have the TAP of the top die to the bottom surface TDO output of 5 a unique PTDIO bus connection to each die 170

die 1300, a middle die 1400 and a top die 1400. This has to have 512 PTDIO connections to the die. example illustrates how the parallel test circuits 1004 of Testing die 1700 using Mode 2 allows the tester to only each die each die in the stack are accessed, according to the disclo-10 sure. This description assumes the die TAPs are daisysure. This description assumes the die TAPs are daisy-
chained as described in FIG. 15, to allow instructions to be 32 bits wide and 16 die 1700 are being tested in parallel, the chained as described in FIG. 15, to allow instructions to be 32 bits wide and 16 die 1700 are being tested in parallel, the tester only has to have a 32 bit wide PTDIO connection to

the die, i.e. the top, middle or bottom die, to enable a parallel 15 The advantage of Mode 2 therefore is that it reduces the test circuit in that die, the buffers 1302 associated with that number of connections between a parallel test circuit are enabled to drive the PTDO TSV bus
of the die stack. The parallel test circuit receives DRC at wafer level testing where lower cost testers and probe of the die stack. The parallel test circuit receives DRC at wafer level testing where lower cost testers and probe
control from the TAP to input parallel data from the PTDI mechanisms can be used.
TSV bus of the stack and controlled to perform capture and shift test operations or it from a parallel te may be controlled to perform capture, shift and update test PTDIO TSV bus. operations, as previously describe in FIGS. 13A and 14. As FIG. 20 is provided to illustrate that comparator 1802 may seen, only the selected parallel test circuit 1004 is enabled to 25 include a maskable compare (MSK CMP) circuit that only drive the PTDO TSV bus. This test process is repeated for compares PTDO data from a parallel test c each parallel test circuit 1004 to be tested in each die of the unmasked expected data from the PTDIO TSV bus. This comparator 1802 circuit is useful when the PTDO data from

is to be used as the bottom die in a 3D stack die arrangement. FIG. 21 is provided to illustrate TCs 1702 being used in The test architecture is identical to the test architecture die 2100 designed for use as a middle die or top die in a die described in FIG. 13A, with the exceptions that (1) the stack. buffers 1302 associated with each parallel test circuit in FIG. FIG. 22 is provided to illustrate a stack die example 13A have been replaced with a test circuit (TC) 1702 and (2) 35 including a bottom die 1700, a middle die 2100 and a top die the N wide PTDO TSV bus of FIG. 13A has been replaced 2100, each die including TCs 1702.

comparator 1802 arrangements 1808 connected as shown. 40 Each arrangement has an input coupled to a PTDO of a controlled by the DRC bus from TAP 1002. Dotted line parallel test circuit 1004 and an input/output coupled to a circuit box 2302 could be either buffers 1302 or TCs 170 TSV on the N+1 PTDIO TSV bus. The buffers 1302 have an FIG. 24 illustrates a die 2400 including the test architec-
input coupled to a PTDO of the parallel test circuit, an ENA1 ture of the disclosure wherein the parallel t signal from the TAP IRO bus and an output coupled to a 45 PTDIO of the N+1 PTDIO TSV bus. The comparators 1802 PTDIO of the N+1 PTDIO TSV bus. The comparators **1802** from TAP 1002. Dotted line circuit box 2302 could be either have an input coupled to a PTDO of the parallel test circuit, buffers 1302 or TCs 1702. an input coupled to a PTDIO of the N+1 PTDIO TSV bus, FIG. 25 illustrates a die 2500 including the test architecan ENA2 signal input from the TAP IRO bus and a Fail ture of the disclosure wherein the parallel test circuit output signal. Each Fail output signal is input to an OR gate 50 is realized as an IEEE 1500 core wrapper having a wrapper 1804. The output of the OR gate is input to a 3-state buffer boundary register (WBR) and parallel s 1804. The output of the OR gate is input to a 3-state buffer boundary register (WBR) and parallel scan paths controlled 1806 which, when enabled by ENA2, outputs a Compare by the DRC bus of TAP 1002. In this example the WB 1806 which, when enabled by ENA2, outputs a Compare Fail Output (CFO) signal to a TSV on the N+1 PTDIO TSV Fail Output (CFO) signal to a TSV on the N+1 PTDIO TSV connected as one of the TAP data register to allow it to be bus. Each TC will receive a unique set of ENA1 and ENA2 accessed from TDI to TDO. Dotted line circuit box 2 bus. Each TC will receive a unique set of ENA1 and ENA2 accessed from TDI to TDO. Dotted line circuit box 2302 control signals from the IRO. The TC 1702 can be enabled 55 could be either buffers 1302 or TCs 1702.

Mode 1—When the ENA1 signal is asserted, the buffers additional TAPs, instead of just the single die TAP 1002
1302 are enabled to output test data from a parallel test shown in the previous Figures. For example, there may 1302 are enabled to output test data from a parallel test shown in the previous Figures. For example, there may be a circuit to the PTDIO TSV bus exactly as described in regard TAP on each embedded intellectual property (I to FIG. 13A. A tester coupled to the PTDIO contact points 60 of die 1700 inputs the data for analysis.

parators 1802 are enabled to compare the data output from FIG. 26 illustrates an example TAP Domain architecture a parallel test circuit to data from the PTDIO TSV bus. A 2600 that supports access to the die ITAP 1002 alon tester coupled to the PTDIO contact points of die 1700 65 access to the die ITAP 1002 and multiple embedded IP TAPs inputs the compare data. If a mismatch between the data is 2604. The IP TAPs may be conventional TAPs 100 detected, the comparators output a Fail signal to gate 1804, may be Improved TAPs 1002. As seen the architecture

the bottom surface TDO contact point of the bottom die, via which forwards the Fail signal to the CFO signal in the the TDO TSV signal path in the die stack. As seen in FIG. PTDIO TSV bus, which is coupled to the tester vi

the TAP of the top die to the bottom surface TDO output of 5 a unique PTDIO bus connection to each die 1700 being
the bottom die, via multiplexer 1304. tested in parallel. For example, if the PTDIO bus is 32 bits
FIG. 16 illustrates a stack die example including a bottom wide and 16 die 1700 are being tested in parallel, the tester wide and 16 die 1700 are being tested in parallel, the tester

ded in all the die TAPs.
When an instruction is loaded into a TAP 1002 of one of the die, plus 16 CRO connections, one from each die.

include a compare (CMP) circuit that compares PTDO data from a parallel test circuit against expected data from the

stack.

state the text of the test a parallel test circuit contains don't care or unknown data

FIG. 17 illustrates an alternate embodiment of the test a parallel test circuit contains don't care or unknown data FIG. 17 illustrates an alternate embodiment of the test a parallel test circuit contains don't care or unknown data architecture of the disclosure designed into a die 1700 that 30 outputs that can generate false Fail signa

with a N+1 parallel test data input/output (PTDIO) TSV bus. FIG. 23 illustrates a die 2300 including the test architec-
FIG. 18 illustrates an example implementation of TC ture of the disclosure wherein the parallel test c FIG. 18 illustrates an example implementation of TC ture of the disclosure wherein the parallel test circuit 1004
1702. The TC includes a plurality of buffer 1302 and is realized as a scan compression circuit having a deco is realized as a scan compression circuit having a decompressor (D) , parallel scan paths and a compaction circuit (C)

ture of the disclosure wherein the parallel test circuit 1004 is realized as parallel scan paths controlled by the DRC bus

ture of the disclosure wherein the parallel test circuit 1004 is realized as an IEEE 1500 core wrapper having a wrapper

to operate in the following two modes.

Mode 1—When the ENA1 signal is asserted, the buffers additional TAPs, instead of just the single die TAP 1002 TAP on each embedded intellectual property (IP) circuit or core in the die. FIGS. 26 and 27 below illustrate how the die 1700 inputs the data for analysis.
Mode 2—When the ENA2 signal is asserted, the com-
in a die.

2600 that supports access to the die ITAP 1002 alone or access to the die ITAP 1002 and multiple embedded IP TAPs

includes the die ITAP 1002, one or more IP TAPs 2604, a What is claimed is: TDO multiplexer 2606 and gating circuitry 2608 all con-
nected as shown. The die ITAP 1002 outputs the IRO bus $\binom{1}{k}$ a test date in lead a test clock low nected as shown. The die 11AP 1002 outputs the IKO bus
from the TAP Domain 2600 and control signals to multi-
plexer 2606 and gating circuit 2608. Gating circuit 2608 and state machine having a clock input coupled to
(b) a may be any of the previously described gating circuits of $\frac{10}{2}$ a TAP state machine having a clock input coupled to the test
EIG 13B.13E At power up of following a test reset the IRO FIG. 13B-13E. At power up of following a test reset, the IRO the test clock lead, a mode input coupled to the test clock lead, a mode select lead, data register control outputs that bus disables the gating circuit from passing TCI signals to mode select lead, data register control outputs that
the IP TADe and controls the multiplayer to color the TDO the IP TAPs and controls the multiplexer to select the TDO is the IRD instruction register control outputs;
and the IRAPs are multiplexer to select the TAP and instruction register control outputs; output of the die ITAP to be output on TDO of the TAP $_{10}$ instruction register control outputs;
Domain. In this configuration and during instruction and (c) an instruction register having a test data input coupled Domain. In this configuration and during instruction and (c) an instruction register having a test data input coupled data scan operations, the die ITAP operates alone to shift to the test data in lead, instruction registe data scan operations, the die ITAP operates alone to shift to the test data in lead, instruction register control
data from the TDI input of the TAP Domain to the TDO inputs coupled to the instruction register control outdata from the TDI input of the TAP Domain to the TDO inputs coupled to the instruction register coupled to the TAP Domain via multiplexer 2606. Since the puts, and instruction register outputs; output of the TAP Domain via multiplexer 2606. Since the TCI inputs to the IP TAPs are gated off they do not respond 15 TCI inputs to the IP TAPs are gated off they do not respond 15 (d) data registers having test data inputs coupled to the test to the instruction and data scan operations.

instruction is scanned into the die ITAP to output control on ter outputs; and the IRO bus to enable the gating circuit 2608 and control the \sim (a) dual nort route the IRO bus to enable the gating circuit 2608 and control the $($ e) dual port router circuitry having : multiplexer to input the TDO from the one or more IP TAPs. 20

A from this instruction is localed the dia ITAP and th After this instruction is loaded, the die ITAP and the one or (1) first multiplexer circuitry having an input connected to the more IP TAP and the TNI input of the TAP and the capture lead, an input connected to the more IP TAPs all shift data from the TDI input of the TAP to the capture lead, an input connected to the Comein to the TDO output of the TAP Domain during Domain to the TDO output of the TAP Domain during ShiftDR signal, a control input connected to o
instruction and scan operations. After access to the IP TAPs
instruction register outputs, and an output; instruction and scan operations. After access to the IP TAPs the instruction register outputs, and an output,
is complete, another instruction is scanned into the die ITAP 25 (ii) first gating circuitry having an input con is complete, another instruction is scanned into the die ITAP $_{25}$ (ii) first gating circuitry having an input connected to the disable the gating circuit and control the multiplexer to the output of the multiplexer cir to disable the gating circuit and control the multiplexer to the output of the multiplexer circuitry, an input select the TDO output of the Die ITAP to be output on the connected to the control input of the first multiplex select the TDO output of the Die ITAP to be output on the TDO output of the TAP Domain.

FIG. 27 illustrates a stack die example including a bottom die 2706, a middle die 2704 and a top die 2702. This 30 die 2706, a middle die 2704 and a top die 2702. This $30\degree$ 2. The integrated circuit of claim 1 in which each of the example illustrates how the TAP Domains 2600 of the die in instruction register and the data registers example illustrates how the TAP Domains 2600 of the die in instruction register and the data registers have a test data the stack are accessed, according to the disclosure. The output, and including a second multiplexer ha the stack are accessed, according to the disclosure. The output, and including a second multiplexer having an input access is the same as the access described in FIG. 15 with for each test data output, and an output couple the exception that multiple TAPs existing in the TAP Domain 2600 of each die may be accessed instead of just the 35

up with bottom and top surface test contact points of another
up with bottom and top surface test contact points of another
to the select output, instruction requires input sounded to the to the select output, instruction register inputs coupled to the
other die in this disclosure. This is intentional and facilitates
the die stacking process. If they did not line up, an interposer
(redistribution layer) wou

alterations may be made without departing from the spirit gated ClockDR signal output coupled and second of the displacement of the data registers. and scope of the disclosure as defined by the appended control input of the data registers.
claims. $* * * * *$ claims . * * * * *

12

-
-
- the instruction and data scan operations.

When it is required to access the IP TAPs 2604, an experience register control inputs coupled to the instruction regis-
	- -
	- circuitry, and a gated ShiftDR signal output coupled
to a data register control input of the data registers.

for each test data output, and an output coupled to the test data out lead.

Domain 2600 of each die may be accessed instead of just the 35
single die ITAP 1002.
It is important to note that the bottom and top surface test instruction register and the data registers have a test data
it is import

Although the disclosure has been described in detail, it 45 mput connected to the ClockDR signal, an input connected
should be understood that various changes, substitutions and
a gated ClockDR signal output coupled to a d