

# Guerrera et al.

# (54) INDIVIDUALLY SWITCHED FIELD<br>EMISSION ARRAYS

- (71) Applicant: **Massachusetts Institute of** Technology, Cambridge, MA (US)
- (72) Inventors: **Stephen Angelo Guerrera**, Jamaica (56) Plain, MA (US); Akintunde I.<br>Akinwande, Newton, MA (US)
- (73) Assignee: Massachusetts Institute of Technology, Cambridge, MA (US)
- patent is extended or adjusted under 35<br>U.S.C. 154(b) by 29 days.
- (21) Appl. No.: 14/765,759
- (22) PCT Filed: Feb. 5, 2014
- (86) PCT No.: PCT/US2014/014926  $\frac{8}{2}$  371 (c)(1),<br>(2) Date: **Aug. 4, 2015**
- (87) PCT Pub. No.: WO2014/124041 PCT Pub. Date: Aug. 14, 2014

# (65) Prior Publication Data

US 2015/0371810 A1 Dec. 24, 2015

# Related U.S. Application Data

- (60) Provisional application No.  $61/799,973$ , filed on Mar.<br>15, 2013, provisional application No.  $61/760,729$ , filed on Feb. 5, 2013.
- (51) Int. Cl.<br> $H01J\,37/073$ H01L 21/00  $(2006.01)$  $(2006.01)$
- (Continued)<br>
(52) U.S. Cl.<br>
CPC ........... **H01J 37/073** (2013.01); **H01J 37/065**  $(2013.01)$ ;  $H01J 37/3007 (2013.01)$ ;<br>(Continued)

# (12) **United States Patent** (10) Patent No.: US 9,748,071 B2<br>Guerrera et al. (45) Date of Patent: Aug. 29, 2017

# (45) Date of Patent: Aug. 29, 2017

EMISSION ARRAYS CPC .... HO1J 37/073; HO1J 37/065; HO1J 37/3007; H01J 37/3174; H01J 37/3177;<br>(Continued)

## References Cited

U.S. PATENT DOCUMENTS



# U . S . C . 154 ( b ) by 29 days . FOREIGN PATENT DOCUMENTS

10-2015-0113635 A

## OTHER PUBLICATIONS

International Search Report and Written Opinion for Application No. PCT/US2014/014926 mailed Nov. 18, 2014. (Continued)

Primary Examiner - David E Smith (74) Attorney, Agent, or Firm — Wolf, Greenfield & Sacks, P.C.

# ( 57 ) ABSTRACT

An electron beam apparatus is disclosed that includes a plurality of current source elements disposed in at least one field emitter array. Each current source element can be a gated vertical transistor, an ungated vertical transistor, or a current controlled channel that is proximate to an opticallymodulated current source. The electron beam apparatus<br>includes a plurality of field emitter tips, each field emitter tip<br>of the plurality of field emitter tips being coupled to a current<br>source element of the plurality of The electron beam apparatus is configured to allow selective activation of one or more of the current source elements .

## 40 Claims, 32 Drawing Sheets



- (51) Int. Cl.<br>  $H01J\,37/065$  (2006.01)<br>  $H01J\,37/317$  (2006.01) H01J 37/317 (2006.01)<br>
H01J 37/30 (2006.01)  $H01J\,37/30$ <br>(52) U.S. Cl.
- CPC ...... H01J 37/3174 (2013.01); H01J 37/3177  $(2013.01)$ ; **H01L 21/00** (2013.01); *H01J* 2237/0473 (2013.01); H01J 2237/063  $(2013.01);$   $H01J$   $2237/3175$   $(2013.01);$   $H01J$ 2237/31781 (2013.01)
- (58) Field of Classification Search CPC ......... H01J 2237/0473; H01J 2237/063; H01J 2237/3175; H01J 2237/31781; H01L 21/00

See application file for complete search history.

## ( 56 ) References Cited

## U.S. PATENT DOCUMENTS





## OTHER PUBLICATIONS

International Preliminary Report and Patentability for Application

No. PCT/US2014/014926 mailed Aug. 11, 2015.<br>Baylor et al., Digital electrostatic electronic-beam array lithography.<br>Journal of vacuum science & technology, American Vacuum Society. 2002; 20(6): 2646-50.

International Search Report and Written Opinion for Application No. PCT/US2013/067559 mailed Feb. 24, 2014.

International Preliminary Report and Patentability for Application<br>No. PCT/US2013/067559 mailed Jun. 18, 2015.

Invitation to Pay Additional Fees for Application No. PCT/US2016/<br>068532 mailed Mar. 8, 2017.

Ding et al., Highly Uniform and Low Turn-On Voltage Si Field<br>Emitter Arrays Fabricated Using Chemical Mechanical Polishing.

IEEE Electron Device Letters. 2000; 21(2):66-9.<br>Ding et al., Silicon Field Emission Arrays With Atomically Sharp<br>Tips: Turn-On Voltage and the Effect of Tip Radius Distribution.

IEEE Transactions on Electron Devices. 2002;  $49(12)$ : 2333-42. Guillorn et al., Fabrication of gated cathode structures using an in situ grown vertically aligned carbon nanofiber as a field emission element. J. Vac. Sci. Technol B. 2001;19(2):573-8.

Guillorn et al., Microfabricated field emission devices using carbon nanofibers as cathode elements. J. Vac. Sci. Technol. vol. B.

2001;19(6):2598-2601.<br>
Guillorn et al., Operation of a gated field emitter using an individual<br>
carbon nanofiber cathode. Applied Physics Letters.

2001;79(21):3506-8.<br>Guillorn et al., Self-aligned gated field emission devices using<br>single carbon nanofiber cathodes. Applied Physics Letters.<br>2002;81(19):3660-2.<br>Hong et al., Silicon metal-oxide-semiconductor field effec

ishing. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures.  $2003;21(1):500-5$ .

Pirio et al., Fabrication and electrical characteristics of carbon nanotube field emission microcathodes with an integrated gate electrode. Nanotechnology. 2002; (13): 1-4.

\* cited by examiner



тню∪оныл, мағев≾/но∪в ⊚ зоо тт

J.



# E .<br>E .<br>A











FIG. 4A



FIG. 4B















Sheet 9 of 32















# Ingland (

 $06 \, \epsilon$ 

















# Win

# $\frac{8}{5}$











# 

# 



**U.S. Patent** 







# 







# FIG .38













FIG . 40



of International Application No. PCT/US2014/014926, filed gate electrode, a potential difference can be applied proxi-<br>on Eeb 5, 2014, which claims a priority benefit to U.S. mate to at least one field emitter tip of the p on Feb. 5, 2014, which claims a priority benefit to U.S. mate to at least one field emitter tip of the plurality of field Provisional Application No.  $61/760.729$ . filed on Feb. 5,  $10$  emitter elements, thereby accelerat Provisional Application No. 61/760,729, filed on Feb. 5,  $^{10}$  emitter elements, thereby accelerating the electrons emitted 2013, entitled "Individually Switched Field Emission" from the at least one field emitter tip in Arrays," and U.S. Provisional Application No. 61/799,973, from the at least one field emitter tip.<br>filed on Mar. 15, 2013, entitled "Individually Switched Field In an example, an electron beam system or apparatus is<br>Emissi Emission Arrays," each of which is hereby incorporated by provided that includes a substrate including an optically reference in its entirety including drawings. reference in its entirety, including drawings.

support under contract no. N66001-12-1-4212 awarded by <sup>20</sup> current channel region disposed at a first end of the field<br>the Defense Advanced Research Projects Agency (DARPA), emitter element proximate to the optically modu the Defense Advanced Research Projects Agency (DARPA). The government has certain rights in the invention. source, and a field emitter tip disposed proximate to a second

As the feature sizes in modern CMOS processes continue field emitter tip of the plurality of field emitter elements,<br>to shrink, the complexity of patterning features (e.g., using thereby accelerating electrons emitted from 193 - nm light sources or EUV light sources) greatly field emitter increases. This can result in a prohibitively high cost for emitter tip. increases. This can result in a prohibitively high cost for emitter tip.<br>mask sets and thus make the small-batch manufacturing of 30 In an example, an electron beam system or apparatus is mask sets and thus make the small-batch manufacturing of 30 application specific integrated circuits (ASICs) not cost competitive. Electron beam lithography is a straightforward disposed in at least one array, a plurality of field emitter tips, approach to produce feature sizes that scale to the end of the each field emitter tip of the pl However, current electron beam lithography systems have 35 throughput that is too low to be used in production. Existing throughput that is too low to be used in production. Existing least one extraction gate electrode disposed proximate to the technologies that that seek to increase the throughput of plurality of current source elements. Ea technologies that that seek to increase the throughput of plurality of current source elements. Each current source e-beam lithography tools are complex and can introduce element includes a gated vertical transistor, an un aberrations into the electron beam limiting the ultimate attainable resolution.

e-beam lithography tool would be beneficial. According to 45 field emitter tip of the plurality of field emitter tips in a the principles described herein provide, field emitter arrays direction away from the at least one with individually switched field emitter elements are pro-<br>vided to as a nanoscale electron sources. Any example field foregoing concepts and additional concepts discussed in vided to as a nanoscale electron sources. Any example field foregoing concepts and additional concepts discussed in emitter array herein can be implemented to dynamically greater detail below (provided such concepts are no emitter array herein can be implemented to dynamically greater detail below (provided such concepts are not mutu-<br>write patterns, thereby reducing the complexity and chance 50 ally inconsistent) are contemplated as being p write patterns, thereby reducing the complexity and chance 50 ally inconsistent) are contemplated as being part of the<br>for failure. inventive subject matter disclosed berein. In particular all

In an example, a field emission cathode with individually combinations of claimed subject matter appearing at the end switchable electron sources is provided. In an example, to of this disclosure are contemplated as being switchable electron sources is provided. In an example, to of this disclosure are contemplated as being part of the address a large number of densely packed emitters in par-<br>inventive subject matter disclosed herein. It sh address a large number of densely packed emitters in par-<br>allel, a P-I-N photodiode can be integrated in series with 55 appreciated that terminology explicitly employed herein that allel, a P-I-N photodiode can be integrated in series with  $55$  appreciated that terminology explicitly employed herein that each emitter, and a UV laser used to modulate the P-I-N also may appear in any disclosure incorp each emitter, and a UV laser used to modulate the P-I-N also may appear in any disclosure incorporated by reference photodiodes to switch the field emitter electron sources on should be accorded a meaning most consistent w photodiodes to switch the field emitter electron sources on should be accorded a meaning most consistent with the and off. In another example, a controlled current source particular concepts disclosed herein. and off. In another example, a controlled current source particular concepts disclosed herein.<br>formed as a gated vertical transistor (also referred to herein ... BRIEF DESCRIPTION OF THE DRAWINGS as a vertical gate transistor) or as an ungated transistor (also 60 referred to herein as a vertical ungated transistor) can be integrated with each emitter.

provided that includes a substrate, a plurality of field emitter limit the scope of the inventive subject matter described elements disposed over the substrate in at least one array, 65 herein. The drawings are not necessa elements disposed over the substrate in at least one array, 65 herein. The drawings are not necessarily to scale; in some and at least one extraction gate electrode disposed proximate instances, various aspects of the inve and at least one extraction gate electrode disposed proximate instances, various aspects of the inventive subject matter to the plurality of field emitter elements. Each field emitter disclosed herein may be shown exaggera

INDIVIDUALLY SWITCHED FIELD element of the plurality of field emitter elements includes a<br>EMISSION ARRAYS current channel region disposed at a first end of the field current channel region disposed at a first end of the field emitter element proximate to the substrate, a donor-doped CROSS-REFERENCE TO RELATED region or an acceptor-doped region disposed at a second end<br>APPLICATION 5 of the field emitter element that is different from the first end, APPLICATION <sup>5</sup> of the field emitter element that is different from the first end,<br>and a field emitter tip disposed proximate to the second end<br>a 35 U.S.C. 8371 national stage filing of the field emitter element. Using the This application is a 35 U.S.C. § 371 national stage filing of the field emitter element. Using the at least one extraction<br>International Application No. PCT/US2014/014926. filed gate electrode, a potential difference can

ments disposed over the substrate in at least one array, and GOVERNMENT SUPPORT at least one extraction gate electrode disposed proximate to the plurality of field emitter elements. Each field emitter element of the plurality of field emitter elements includes a This invention was made at least in part using government element of the plurality of field emitter elements includes a pport under contract no. N66001-12-1-4212 awarded by  $20$  current channel region disposed at a first end of the field emitter element that is different from the first BACKGROUND end. Using the at least one extraction gate electrode, a<br>25 notential difference can be applied proximate to at least one potential difference can be applied proximate to at least one<br>field emitter tip of the plurality of field emitter elements,

provided that includes a plurality of current source elements being coupled to an end of a respective current source elements of the plurality of current source elements, and at element includes a gated vertical transistor, an ungated vertical transistor, or a current controlled channel that is proximate to an optically modulated current source. Using the at least one extraction gate electrode, a potential difference can be applied proximate to at least one field emitter tip SUMMARY ence can be applied proximate to at least one field emitter tip<br>of the plurality of field emitter elements, where the potential<br>e-beam lithography tool would be beneficial. According to 45 field emitter tip of the

for failure.<br>In an example, a field emission cathode with individually combinations of claimed subject matter appearing at the end

tegrated with each emitter.<br>In an example, an electron beam system or apparatus is primarily are for illustrative purposes and are not intended to primarily are for illustrative purposes and are not intended to disclosed herein may be shown exaggerated or enlarged in

teatures. In the drawings, like reference characters generally<br>refer to like features (e.g., functionally similar and/or struc-<br>turally similar elements).<br>FIG. 22 shows another example optical system layout,<br>FIG. 1 shows e

FIG. 2A shows a scanning electron micrograph of an described herein.<br>example 2-D array of field emission elements, according to FIG. 24 shows an example fabrication process for gen-<br>in erating the field emitter arrays acco

FIG. 2B shows magnified views of field emitter elements<br>and the field emitter tips, according to the principles<br>described herein.<br>FIGS. 3A and 3B show an example schematic diagrams<br>for example field emitter array devices,

FIG. 5A shows a cross-sectional view of an example field of an example fabricated field emitter array device, accordentiter array, according to the principles described herein. ing to the principles described herein.

FIG. 5C shows an example schematic of the control device, according to the principles described herein.<br>current  $(I_{ctl})$  and the control voltage  $(V_{ctl})$ , according to the FIG. 34 shows an example Fowler-Nordheim (FN) plot,

system that includes an example array of field emitter versus anode to emitter elements, according to the principles described herein.

elements, according to the principles described herein.<br>
FIG. 7 shows a cross-sectional view of another example<br>
array of field emitter elements, according to the principles<br>
described herein.<br>
FIG. 8 shows a cross-section

FIG. 9 shows a cross-sectional view of an example field 40 the principles described herein.<br>emitter array, according to the principles described herein.<br>FIG. 39 shows a flowchart of an example process flow for<br>FIG. 10 show

FIG. 10 shows a non-limiting example of a P-I-N diode,<br>according a field emitter array, according to the principles<br>according to the principles described herein.<br>FIG. 11 shows the results of example computations of FIG. 40 current density vs. wavelength, according to the principles 45 cating an example field emitter array, according to the described herein.

described herein.<br>
FIG. 12 shows an example field emitter array, according<br>
to the principles described herein.<br>
FIG. 41 shows an example field emitter array, according<br>
to the principles described herein.

FIG. 13 shows a schematic diagram of an example field The features and advantages of the present invention will emitter array, according to the principles described herein. 50 become more apparent from the detailed descrip

ing to the principles described herein.<br>
FIG. 15 show an example digital micromirror device<br>
(DMD), according to the principles described herein.<br>
(DMD), according to the principles described herein.

FIG. 16 shows example components of an example DMD, 55 Following below are more detailed descriptions of various according to the principles described herein.

expander ray fan, according to the principles described 60 herein.

the imaging optics, according to the principles described mentation. Examples of specific implementations and appli-

herein. cations are provided primarily for illustrative purposes.<br>FIG. 20 shows an example of the simulated imaging of 65 It also should be appreciated that all combinations of the nine (9) pixels of an example DMD, accord

the drawings to facilitate an understanding of different FIGS. 21A and 21B show plots of the field curvature as features. In the drawings, like reference characters generally a function of diameter of an example beam expan

described herein<br>
EIG 24 shows a scanning electron micrograph of an described herein.

the principles described herein  $\frac{10}{2}$  erating the field emitter arrays, according to the principles

described herein.<br>FIG. 4B shows a cross-sectional view of an example field herein.

FIG. 4B shows a cross-sectional view of an example field<br>emitter, according to the principles described herein. FIGS 31 and 32 show SEM images of a cleaved portion<br>FIG. 5A shows a cross-sectional view of an example field o

FIG. 5B shows an example field emitter of an example 25 FIG. 33 shows the current voltage characteristics of rava example field emitter array measurements of an example fabricated field emitter array array, according to the principles described herein. measurements of an example fabricated field emitte<br>FIG. 5C shows an example schematic of the control device, according to the principles described herein.

principles described herein.<br>
FIG. 6 shows a cross-section view of another example <sup>30</sup> FIG. 35 shows a plot of the slope of the FN curve plot<br>
system that includes an example array of field emitter versus anode to emitter

emitter array, according to the principles described herein. 50 become more apparent from the detailed description set FIG. 14 shows an example optical system layout, accord-<br>
forth below when taken in conjunction with the

FIG. 17 shows a plot of an example beam expander methods and apparatus for providing example field emitter output, according to the principles described herein. The arrays that include field emitter elements having high as arrays that include field emitter elements having high aspect FIGS. 18A and 18B show plots of an example beam ratios. It should be appreciated that various concepts intro-<br>pander ray fan, according to the principles described 60 duced above and described in greater detail below may b herein.<br>FIGS. 19A and 19B show examples of the spot size from concepts are not limited to any particular manner of imple-

nine (9) pixels of an example DMD, according to the concepts discussed in greater detail below (provided such principles described herein.<br>
concepts are not mutually inconsistent) are contemplated as concepts are not mutually inconsistent) are contemplated as

It also should be appreciated that terminology explicitly example, a 50 keV electron has a wavelength of about 0.05 employed herein that also may appear in any disclosure Angstrom. As a result, direct-write electron beam l incorporated by reference should be accorded a meaning by may be used under certain conditions to achieve much<br>most consistent with the particular concepts disclosed  $\frac{1}{2}$  higher resolution patterns than traditional p

tiple sources and for switching field emitters in an array of 10 since of VEST manufacturing, compound semicondictors, field emitters. It should be appreciated that various concepts in print masters, and security patternin introduced above and discussed in greater detail below may<br>be implemented in any of numerous ways, as the disclosed<br>concentration integrated circuits with dimensions at the 45-nm node and<br>concentration of implemented integ concepts are not limited to any particular manner of imple-<br>metaphology integrated circuits with dimensions at the 45-nm node and<br>metaphology integrated circuits with dimensions at the 45-nm node and<br>metaphology integrated mentation. Examples of specific implementations and appli- 15 below could be circumvented by replacing or combining<br>cations are provided primarily for illustrative purposes optical lithography with maskless electron beam l

herein, any references to "top" surface and "bottom" surface described in E. Slot et al., Proc. SPIE vol. 6921, Emerging are used primarily to indicate relative position, alignment Lithographic Technologies XII. p. 69211P are used primarily to indicate relative position, alignment Lithographic Technologies XII, p. 69211P (2008), each of and/or orientation of various elements/components with 25 which reference is incorporated herein in its e and/or orientation of various elements/components with 25 which reference is incorporated herein in its entirety, includency respect to the substrate and each other, and these terms do ing drawings. Maskless electron beam respect to the substrate and each other, and these terms do ing drawings. Maskless electron beam lithography that uses not necessarily indicate any particular frame of reference a single electron beam to perform the exposu not necessarily indicate any particular frame of reference a single electron beam to perform the exposure to write<br>(e.g., a gravitational frame of reference). Thus, reference to netterns can have low throughout and may not (e.g., a gravitational frame of reference). Thus, reference to patterns can have low throughput and may not be feasible for a "bottom" of a substrate or a layer does not necessarily use in a cost-effective manufacturing. require that the indicated surface or layer be facing a ground 30<br>surface. Similarly, terms such as "over," "under," "above,"<br>electron beam lithography system, apparatus, and method "beneath" and the like do not necessarily indicate any electron beam nuovelaphy system, apparatus, and method<br>are provided that uses multiple e-beam sources to write the particular frame of reference, such as a gravitational frame<br>of reference but rether are used primarily to indicate relative patterns. By switching from using one electron beam to of reference, but rather are used primarily to indicate relative patterns. By switching from using one electron beam to recition elignment and/or existence of various elements/ as write patterns to millions of electron bea position, alignment and/or orientation of various elements/ 35 white patterns to millions of electron beams, the throughput<br>components with respect to the substrate (or other surface) can be greatly enhanced. As a result, components with respect to the substrate (or other surface) can be greatly enhanced. As a result, an electron-beam and each other. The terms "disposed on" and "disposed lithography process performed according to the principles of over" encompass the meaning of "embedded in" including a system, apparatus, and method described herein can over" encompass the meaning of "embedded in," including a system, apparatus, and method described herein "<br>"
"
reactivally embedded in " In addition reference to feature A used for cost-effective, low-volume manufacturing. "partially embedded in." In addition, reference to feature A used for cost-effective, low-volume manufacturing.<br>
being "disposed on," "disposed between," or "disposed 40 An example system, apparatus, and method herein is<br> over" feature B encompasses examples where feature A is in based on a multiple electron gun structure, that could be contact with feature B, as well as examples where other configured to impinge spatially and temporally pa contact with feature B, as well as examples where other layers and/or other components are positioned between

increasingly more expensive. The challenges mainly relate the then be used to pattern a subsequent hardmask for further to the cost of executing the lithographic steps to fabricate the processing. to the cost of executing the lithographic steps to fabricate the processing.<br>integrated circuits. Lithography to fabricate IC can require An example system, apparatus and method herein pro-<br>multiple patterning steps within multiple patterning steps within the same lithography step. 50 vides one-dimensional arrays, two-dimensional arrays, and A challenge to the low-volume manufacturing of application staggered three-dimensional arrays of elec A challenge to the low-volume manufacturing of application staggered three-dimensional arrays of electron sources. Each specific integrated circuits (ASICs) is the cost of the pho-<br>array includes a number of field emitter specific integrated circuits (ASICs) is the cost of the pho-<br>tomask set. For example, it can be on the order of about USD over a substrate. The field emitter elements each have a tomask set. For example, it can be on the order of about USD over a substrate. The field emitter elements each have a<br>S10 M.

ciples described herein facilitate the application of a pix-<br>elated cathode to the high throughput creation of resist<br>fabricated in an array at a pitch of about 45 microns or less, patterns. As a result of the expense of multiple patterning, about 40 microns or less, about 30 microns or less, about 20 direct-write electron beam lithography can be an attractive microns or less, about 15 microns or les technique for low-volume IC manufacturing, including 60 ASICs for applications that demand higher performance ASICs for applications that demand higher performance about 1 micron or less. Each field emitter element includes than is realizable with existing field-programmable gate a field emitter tip to emit electrons as described than is realizable with existing field-programmable gate a field emitter tip to emit electrons as described in greater arrays (FPGAs). Electron beam lithography may be able to detail below. arrays (FPGAs). Electron beam lithography may be able to detail below.<br>achieve a higher resolution than photolithography. Since the staggered three-dimensional array according to the<br>deBroglie wavelength of electrons at ev deBroglie wavelength of electrons at even modest energies 65 systems, apparatus and methods herein can be configured as (less than about 100 kV) can be quite small, smaller feature multiple two-dimensional arrays that are (less than about 100 kV) can be quite small, smaller feature multiple two-dimensional arrays that are dynamically resolution may be achieved under certain conditions for mounted, such that one or more of the two-dimensiona

6

being part of the inventive subject matter disclosed herein. some materials (e.g., based on diffraction limits). For It also should be appreciated that terminology explicitly example, a 50 keV electron has a wavelength of most consistent with the particular concepts disclosed <sup>5</sup> higher resolution patterns than traditional photolithography.<br>FIG. 1 shows examples of the throughput that can be useful<br>Following below are more detailed descript

cations are provided primarily for illustrative purposes. optical lithography with maskless electron beam lithogra-<br>As used herein, the term "includes" means includes but is phy. Examples of existing maskless, parallel ele As used herein, the term "includes" means includes but is phy. Examples of existing maskless, parallel electron beam<br>not limited to, the term "including" means including but not lithography tools are the Reflection Electro limited to. The term "based on" means based at least in part raphy (REBL) system by KLA-Tencor (Milpitas, Calif.),<br>
20 such as described in P. Petric et al., Proc. SPIE vol. 7271,<br>
With respect to substrates or other surfa

layers and/or other components are positioned between electrons on to a resist film on a wafer. The accelerated electrons chemically alter the resist so that it becomes Manufacturing integrated circuits (IC) for technology 45 soluble in a developer solvent. After the resist is developed, with dimensions below 45 nm has been challenging and the electron pattern is transferred to a resist.

0 M.<br>Inne system, apparatus and method according to the prin- 55 lateral dimension as described in greater detail below. As a The system, apparatus and method according to the prin- 55 lateral dimension as described in greater detail below. As a ciples described herein facilitate the application of a pix-<br>non-limiting example, the field emitter e microns or less, about 15 microns or less, about 10 microns or less, about 5 microns or less, about 2 microns or less, or

mounted, such that one or more of the two-dimensional

arrays may be displaced, and thereby staggered, relative to In an example according to the principles herein, the the other two-dimensional arrays in the direction of the current channel region of the field emitter element the other two-dimensional arrays in the direction of the electron emission.

principles described herein includes a plurality of current 5 channel region of the field emitter element can be formed<br>source elements disposed in at least one field emitter array from intrinsic silicon, donor-doped silic source elements disposed in at least one field emitter array. from intrinsic<br>Each current source element can be a gated vertical transic-<br>doped silicon. Each current source element can be a gated vertical transis-<br>to a gate our controlled and the example where the current channel region of the tor, an ungated vertical transistor, or a current controlled In an example where the current channel region of the<br>channel that is proximate to an optically modulated current is an interest is an intrinsic material, the do channel that is proximate to an optically-modulated current that emitter element is an intrinsic material, the donor-<br>source. An example electron beam apparatus includes a <sup>10</sup> doped region of the field emitter element or source. An example election beam appearants includes a<br>plurality of field emitter tips, each field emitter tip of the<br>plurality of field emitter tips, each field emitter tip of the<br>plurality of field emitter tips being cou

An electron beam apparatus or system according to the inclusion of a higher concentration of the same type of principles described herein includes a current reservoir in dopent present in the current channel region, or fro principles described herein includes a current reservoir in dopant present in the current channel region, or from a series with each current source element of the plurality of 20 different conductivity type of dopant (in a current source elements (or each field emitter element of a<br>plurality of field emitter elements in another example). In an<br>plurality of field emitter elements in another example). In an<br>plurality of a different conductivit current source, such as but not limited to a P-I-N diode. In dopant in one region if an acceptor-type dopant is used in another example, the current reservoir can be formed from 25 another region, and vice versa. another example, the current reservoir can be formed from 25 another region, and vice versa.<br>an electrically conductive portion of a substrate. An emis-<br>In an example according to the principles herein, the sion of an electron beam from an emitter tip of at least one donor-doped region of the field emitter element or the current source element (or at least one field emitter element, acceptor-doped region of the field emitter as applicable) can be regulated by application of a potential difference to an extraction gate electrode disposed proximate 30 as the current channel region of the field emitter element or to the respective emitter tip. The amount of electrons sup-<br>plied to the region of the emitter tip of at least one current channel region of the field emitter element. As a nonplied to the region of the emitter tip of at least one current channel region of the field emitter element. As a non-<br>source element (or at least one field emitter element, as limiting example, the current channel region a applicable) can be regulated by the amount of current doped region (or the acceptor-doped region where appro-<br>supplied by the current reservoir. As a non-limiting example, 35 priate) of the field emitter element can be for supplied by the current reservoir. As a non-limiting example, 35 regulating the amount of light incident on a portion of the silicon as the base material. In such an example, the current optically modulated current source (e.g., the P-I-N) can channel region of the field emitter element optically modulated current source (e.g., the P-I-N) can regulate the amount of electrons supplied to the region of the regulate the amount of electrons supplied to the region of the form intrinsic silicon or lightly doped silicon, while the emitter tip. As another non-limiting example, regulating the donor-doped region of the field emitter amount of current supplied to the electrically conductive 40 portion of the substrate (acting as a current reservoir) can formed from an appropriately doped form of the intrinsic<br>regulate the amount of electrons supplied to the region of the silicon, a higher concentration of the do emitter tip. In the absence of current supplied by the reservoir, fewer electrons (e.g., leakage electrons) are avail-<br>able at the current channel region. In another able at the emitter tip to be accelerated by application of the 45 example, the current channel region may be f able at the emitter tip to be accelerated by application of the 45 example, the current channel region may be formed from a potential difference to the extraction gate electrode. first type of base material (such as but no potential difference to the extraction gate electrode.<br>In an example where a current source element or a field

In an example where a current source element or a field or any type of conductive, semiconductive or dielectric emitter element is formed as a gated vertical transistor, material described herein), while the donor-doped re emitter element is formed as a gated vertical transistor, material described herein), while the donor-doped region or application of a voltage to the gate of the transistor can be the acceptor-doped regions of the field em

a field emitter element that is configured as a high aspect-<br>
In an example where a donor-doped region is disposed<br>
ratio structure having a first end and a second end. The first<br>
end of the field emitter element is dispos include a current channel region disposed proximate to the end, the region acceptor-doped region acts as an inversion<br>first end, and a donor-doped region or an acceptor-doped layer. In any example herein, the donor-doped r region disposed proximate to the second end, thereby pro-<br>viding a field emitter element that acts as an ungated vertical 60 In an example, the donor-doped region or acceptor-doped<br>transistor. In another example, each fiel transistor. In another example, each field emitter element can region of the current source (including a field emitter include a current channel region disposed proximate to the element) can be formed from a semiconductor include a current channel region disposed proximate to the element) can be formed from a semiconductor material that<br>first end, a donor-doped region or an acceptor-doped region is doped with n-type dopants or p-type dopant first end, a donor-doped region or an acceptor-doped region is doped with n-type dopants or p-type dopants such that its disposed proximate to the second end, and a conductive conductivity varies from more insulating (e.g material disposed at a portion of the field emitter element (to 65 act as a transistor gate electrode), thereby providing a field act as a transistor gate electrode), thereby providing a field  $10^{16}/cm^3$  carrier density or more), including values of carrier emitter element that acts as a gated vertical transistor.<br>
density within the range from abo

intrinsic material, a donor-doped material or an acceptor-<br>doped material. In a non-limiting example, the current An electron beam apparatus or system according to the doped material. In a non-limiting example, the current includes a plurality of current  $\frac{1}{2}$  channel region of the field emitter element can be formed

The electron beam apparatus can be configured to allow in material or an acceptor-doped material), the donor-doped<br>selective activation of one or more of the current source<br>electron for the field emitter element or the acc different conductivity type of dopant (in any appropriate

acceptor-doped region of the field emitter element can be formed from the can be formed from the same base material limiting example, the current channel region and the donor-<br>doped region (or the acceptor-doped region where approdonor-doped region of the field emitter element or the acceptor-doped region of the field emitter element can be silicon, a higher concentration of the dopant in the lightly doped silicon, or a different conductivity type of dopant the acceptor-doped regions of the field emitter element may<br>be formed from a different types of base material, including used as an additional way to regulate the amount of electrons 50 be formed from a different types of base material, including supplied to the region of the emitter tip.<br>In any example herein, each current source element ca

> acceptor-doped region is disposed proximate to the second layer. In any example herein, the donor-doped region or

> conductivity varies from more insulating (e.g., about  $10<sup>7</sup>$ ) cm<sup>3</sup> carrier density or less) to more conductive (e.g., about density within the range from about  $10^{7}/\text{cm}^3$  to about  $10^{16}$

from a Group III-IV semiconductor, such as but not limited less, about 2 nm, about 3 nm, about 4 nm, about 5 nm, about 5 nm, about 10 nm about 12 nm, about 15 nm or more. Each arsenide, or gallium nitride, doped with selenium, tellurium, field emitter element 202 in the example of FIG. 2A is silicon, or germanium. As a non-limiting example, the 5 configured as having a substantially cylindrical silicon, or germanium. As a non-limiting example, the  $5$ donor-doped semiconductor material can be n-type doped having a substantially circular cross-section (in a pillar GaAs (e.g., GaAs doped with Si). In an example, the structure). In other examples, the field emitter element GaAs (e.g., GaAs doped with Si). In an example, the acceptor-doped region can be formed from a Group III-IV semiconductor doped with, e.g., silicon, germanium, beryl differing geometries, including structures having substan-<br>lium, or cadmium. In another example, the donor-doped 10 tially rectangular, triangular, oval or other po lium, or cadmium. In another example, the donor-doped 10 tially rectangular, triangular, oval or other polygonal cross-<br>region can be formed from silicon or germanium doped with section, or structures having lateral dimens region can be formed from silicon or germanium doped with phosphorus, arsenic, antimony, or bismuth. In another example, the acceptor-doped region can be formed from silicon or germanium doped with boron, aluminum, or An example system, method, and apparatus including the gallium.<br>15 1-D or 2-D array of electron sources described herein could

principles described herein can include a plurality of current row-scanned operation of the electron sources, as needed to source elements disposed in at least one field emitter array, transfer circuit/device patterns to a source elements disposed in at least one field emitter array, transfer circuit/device patterns to a resist, resulting in high and at least one extraction gate electrode disposed proximate throughput. and at least one extraction gate electrode disposed proximate throughput.<br>
to the plurality of field emitter elements, to apply a potential 20 An example system, method and apparatus according to difference proximate to at plurality of current source elements, thereby accelerating the provide high brightness field emitter arrays. To enable direct electrons emitted from the at least one field emitter tip in a writing of features beyond the 22 electrons emitted from the at least one field emitter tip in a writing of features beyond the 22 nm technology node, it is direction away from the at least one field emitter tip. desirable for the electron sources to produ

principles described herein, the extraction gate electrode<br>layer can include at least two layers, including a dielectric array of individually gated field emitters that can be conlayer can include at least two layers, including a dielectric array of individually gated field emitters that can be con-<br>layer disposed proximate to the field emitter elements and a figured and operated to produce electro conductive layer disposed over the dielectric layer. The brightness. In various examples, the example system, conductive layer can be formed from, as non-limiting 30 method, and apparatus herein produce electron beams of examples, a conductive metal, a conductive metal oxide, or brightness about  $1 \times 10^6$  A/cm<sup>2</sup>/sr,  $5 \times 10^6$  A/cm<sup>2</sup>/sr,  $1 \times 10^7$  a doped semiconductor material. For example, the conduc-<br>A/cm<sup>2</sup>/sr,  $5 \times 10^7$  A/cm<sup>2</sup>/ tive layer can be based on gold, platinum copper, tantalum,  $A/cm^2/sr$ , about  $1 \times 10^9$   $A/cm^2/sr$ , about  $5 \times 10^9$   $A/cm^2/sr$  or tin, tungsten, titanium, tungsten, cobalt, chromium, silver, greater. The high brightness affec these conductive materials. In another example, the conduc-<br>the high brightness allows an example system, method, and<br>tive layer can be based on a doped semiconductor material, apparatus herein to direct write patterns wit tive layer can be based on a doped semiconductor material, apparatus herein to direct write patterns with high-resolu-<br>such as but not limited to doped forms of amorphous silicon, tion, and with reduced time of exposure to such as but not limited to doped forms of amorphous silicon, tion, and with reduced time of exposure to the electron poly-crystalline silicon, germanium, a carbon-based conduc-<br>beams to write patterns for circuitry. Based tor, a III-IV semiconductor system, or other semiconductor 40 exposure times, an example system, method, and apparatus alloy system, or any combination of these doped semicon-<br>herein can be configured for high throughput p ductor materials. Non-limiting examples of III-IV semicon-<br>ductor systems or semiconductor alloy systems include but<br>be made out of silicon, germanium, carbon, a Group III-IV ductor systems or semiconductor alloy systems include but be made out of silicon, germanium, carbon, a Group III-IV are not limited to GaAs, InP, InAs, InSb, InGaAs, AlGaAs, semiconductor system, or other semiconductor all InGaP, AlInAs, GaAsSb, AlGaP, CdZnTe, AlGaN, or any 45 or any combination of these semiconductor materials, or<br>combination thereof. For example, the conductive layer can other conductive materials, as the current sources. be formed from a heavily n-doped poly-crystalline silicon.<br>An example system, apparatus and method is described

that uses a massive array of individually addressable elec-<br>tron sources to generate individual focused or collimated 50 metal, a metal alloy, or other conductive material. In an tron sources to generate individual focused or collimated 50 electron beamlets. As non-limiting examples, the array can electron beamlets. As non-limiting examples, the array can example, the metal or metal alloy can include but is not be formed as a one-dimensional array or a two-dimensional limited to aluminum, or a transition metal, incl array. For example, a two-dimensional array can include silver, gold, platinum, zinc, nickel, titanium, chromium, or greater than about  $1 \times 10^6$  individually-addressable electron palladium, tungsten, molybdenum, or any greater than about  $1\times10^6$  individually-addressable electron palladium, tungsten, molybdenum, or any combination sources. FIG. 2A shows a scanning electron micrograph of  $55$  thereof, and any applicable metal alloy, inc sources. FIG. 2A shows a scanning electron micrograph of 55 thereof, and any applicable metal alloy, including alloys an example 2-D array of field emission elements 202 that with carbon. In an example, the field emitter e an example 2-D array of field emission elements 202 that with carbon. In an example, the field emitter element can be can be used as electron sources according to the principles a refractory metal. In an example, the condu can be used as electron sources according to the principles a refractory metal. In an example, the conductive material described herein. The electron sources are formed as a can be a conductive polymer or a metamaterial. I described herein. The electron sources are formed as a can be a conductive polymer or a metamaterial. In other<br>2k×2k array of field emission elements 202, each field non-limiting example, suitable conductive materials may emission element 202 being fabricated as part of a 10 60 include a semiconductor-based conductive material, includ-<br>micron-tall pillar structure. The example 2-D array of FIG. ing other silicon-based conductive material, i micron-tall pillar structure. The example 2-D array of FIG.<br>2A is tightly spaced, having about a 1 micron pitch. The 2A is tightly spaced, having about a 1 micron pitch. The oxide or other transparent conductive oxide, or Group III-IV inset to FIG. 2A shows a magnified view of the "top" of a conductor (including GaAs, InP, and GaN). Othe inset to FIG. 2A shows a magnified view of the "top" of a conductor (including GaAs, InP, and GaN). Other non-<br>field emission element 202 (a pillar), showing a single field limiting examples of III-IV semiconductor systems field emission element  $202$  (a pillar), showing a single field limiting examples of III-IV semiconductor systems or semiemitter tip  $204$  in the 2-D array. The example field emitter  $65$  conductor alloy systems include b tip 204 is fabricated to have a tip radius of less than about InSb, InGaAs, AlGaAs, InGaP, AlInAs, GaAsSb, AlGaP, 10 nm. In various examples, the example field emitter tip CdZnTe, AlGaN, or any combination thereof. The sem

 $cm<sup>3</sup>$ . In an example, the donor-doped region can be formed 204 can be fabricated to have a tip radius of about 1 nm or from a Group III-IV semiconductor, such as but not limited less, about 2 nm, about 3 nm, about 4 8 nm, about 10 nm, about 12 nm, about 15 nm or more. Each field emitter element 202 in the example of FIG. 2A is be fabricated in arrays of longitudinal structures having otherwise vary, including tapering from base to tip (such as pyramid-shape structures).

llium.<br>An electron beam apparatus or system according to the the configured for time-multiplexed, matrix-addressed and be configured for time-multiplexed, matrix-addressed and

the principles described herein can be implemented to rection away from the at least one field emitter tip. desirable for the electron sources to produce electron beams<br>In any example apparatus or system according to the 25 of high brightness (about  $10^9$  A/cm<sup>2</sup>/sr) and un

beams to write patterns for circuitry. Based on the reduced exposure times, an example system, method, and apparatus

other conductive materials, as the current sources. In any of the examples described herein, the conductive material can be but is not limited to a transition metal (including a refractory metal), a noble metal, a semiconductor, a semiemitter array can be formed from an array of high aspect-<br>
escribed that includes electron optics hat facilitate extrac-<br>
ratio nanoscale systems formed from conductive or semi-<br>
tion of the electrons that are supplied to ratio nanoscale systems formed from conductive or semi-<br>conductor of the electrons that are supplied to a region of the field<br>conductor materials, including nanoparticles, nanoshells<br>emitter array. In an example, each fiel conductor materials, including nanoparticles, nanoshells emitter array. In an example, each field emitter in the field and/or nanowires. As another example, field emitter array  $\frac{1}{2}$  emitter array can be disposed relat and/or nanowires. As another example, field emitter array 5 emitter array can be disposed relative to a respective extrac-<br>can be formed from an array of high aspect-ratio nanoscale<br>ion sate electrode, such that electrons emitter element can be formed from an electrically non-<br>conductive material that includes a coating or other layer of 15 gate electrodes can be coupled to an individual field emitter,

In an example aspect, the field emitter tip can be formed electrons are optimally extracted from a portion of the field emitter element and/or can be form one or more electron beamlets. from a portion of the field emitter element and/or can be form one or more electron beamlets.<br>formed from coating or otherwise layering a portion of the Invarious examples according to the principles herein, an field emitter element with a conductive material (including 20 extraction gate electrode may be referred to as an extractor any conductive material described herein).

The spatial uniformity and temporal variation of current . An example system, apparatus and method herein can from a field emitter array can depend on the conformation of also include a set of electrostatic electrodes. The from a field emitter array can depend on the conformation of also include a set of electrostatic electrodes. The electro-<br>the features in the field emitter array. As a non-limiting static electrodes could be integrated wit the features in the field emitter array. As a non-limiting static electrodes could be integrated with each field emitter example, the field emitter arrays described herein can be 25 for the purpose of shaping and accelerat example, the field emitter arrays described herein can be 25 for the purpose of shaping, and accelerating the electron<br>fabricated to have a high aspect ratio of height to lateral beamlets. These electrostatic electrodes ca Fraction and the attention of the section Include longitudinal structures of differing heights, such as method can also include additional microfabricated electron include and the structures of differing heights, such as optical elements, such as but not limited t but not limited to about 0.5 microns, about 1 micron, about 35 optical elements, such as but not limited to at least one 5 microns, about 20 microns or about 30 acceleration grid and/or at least one stigmation corrector.

described herein can be fabricated to provide current limiters column. In various examples, the electron optics can be<br>in series for uniformity and reliability For example FIG 40 electrostatic electron optics or magnetic e in series, for uniformity and reliability. For example, FIG. 40 electrostatic electron optics or magnetic electron optics. An<br>2A shows a plurality of silicon pillar current limiters in example system, apparatus and method 2A shows a plurality of silicon pillar current limiters in series, which can facilitate greater uniformity and reliability.

202 and the field emitter tips 204 in an example Si electron generated by an individual field emitter, or a beamlet could emitter array. In the example of FIG. 2B, the pillars are about 45 be generated by a grouping of two 20 μm in height, about 250 nm in lateral dimension and an An example system, apparatus and method herein pro-<br>emitter tip of about 13 nm in diameter.<br>vides arravs of field emitter elements that can be regulated

principles herein can be configured such that a self-aligned current can be regulated by placing a current source in series gate made out of a conducting material is coupled to the field so with the field emitter that cont gate made out of a conducting material is coupled to the field 50 emitters. As a non-limiting example, each field emitter in the emitters. As a non-limiting example, each field emitter in the the tunneling barrier, thereby regulating the supply of elecarray can be coupled with a self-aligned gate made out of a trons to individual field emitters. In array can be coupled with a self-aligned gate made out of a trons to individual field emitters. In an example, by regu-<br>conducting material. To operate the field emitter with low lating the emission current of individual f extraction voltages, the emitter tip can be fabricated to have currents of all of the electron beams in an array can be a nano-scale tip radius, i.e., a tip radius of about 3 nm or less, 55 equalized despite field emitter a nano-scale tip radius, i.e., a tip radius of about 3 nm or less, 55 about 5 nm, about 8 nm, about 10 nm, about 12 nm, or more. about 5 nm, about 8 nm, about 10 nm, about 12 nm, or more. in more uniform exposure and increased stability of the In an example, the field emitters also can be coupled with system. By placing a current source in series wi In an example, the field emitters also can be coupled with system. By placing a current source in series with the field extraction gate apertures that are less than about 500 nm, emitters, the voltage drop across the array extraction gate apertures that are less than about 500 nm, emitters, the voltage drop across the array of emitters may about 300 nm, about 200 nm, about 100 nm or less, enabling no longer be uniform. In an example, a volta about 300 nm, about 200 nm, about 100 nm or less, enabling no longer be uniform. In an example, a voltage divider can<br>the field emitter to operate at a high current using very low 60 be formed with a fraction of the gate v the field emitter to operate at a high current using very low 60 be formed with a fraction of the gate voltage appearing extraction gate voltages. The low voltage operation can have across the current source. This voltage the effect of limiting the beamlet energy distribution at the result in an increased energy distribution of emitted electroater being exposed to less than about 1% of the total trons. However the variation in turn-on volta

principles described herein can be implemented to provide variation in emission voltage may be only a small percent-<br>field emitter and electron beam sources that include electron age of the accelerating voltage. With even

ductor-based conductive material can be doped. The field optics. For example, systems, apparatus and methods are emitter array can be formed from an array of high aspect-<br>described that includes electron optics hat facilit can be formed from an array of night aspect-ratio nanoscale<br>systems of carbon, including single-walled and multi-walled<br>carbon nanotubes, nanofibers, nanohorns, nanoscale hetero-<br>junction structures, graphene-based nanostr an electrically conductive material. The angle of the field emitter in can be formed<br>In an example aspect the field emitter tin can be formed electrons are optimally extracted from the field emitter(s) to

Figure 15 microns, about 20 acceleration or about 30 acceleration grid and method can include microns or more.<br>As a non-limiting example the field emitter arrays types of electron optics to form a nano-electron optical As a non-limiting example, the field emitter arrays types of electron optics to form a nano-electron optical<br>scribed herein can be fabricated to provide current limiters column. In various examples, the electron optics can ries, which can facilitate greater uniformity and reliability. figured to act on each individual beamlets or on groups of FIG. 2B shows magnified views of field emitter elements beamlets. In the various examples herein, a FIG. 2B shows magnified views of field emitter elements beamlets. In the various examples herein, a beamlet could be 202 and the field emitter tips 204 in an example Si electron generated by an individual field emitter, or

itter tip of about 13 nm in diameter.<br>In an example, an apparatus or system according to the to switch the emission current. In an example, the emission to switch the emission current. In an example, the emission lating the emission current of individual field emitters, the across the current source. This voltage non-uniformity can wafer being exposed to less than about 1% of the total trons. However the variation in turn-on voltage can be only<br>beamlet energy at 5 keV after acceleration.<br>Example systems, apparatus and methods according to the 65 depe Example systems, apparatus and methods according to the 65 dependence of operating voltage on operating current. The principles described herein can be implemented to provide variation in emission voltage may be only a sma age of the accelerating voltage. With even about 10 V

tus herein, the regulated current source can be implemented 5 4B, the dielectric material can also be disposed to electrition allow for the control of the emission current of individual cally insulate the extraction gate e ( such as but not limited to a CMOS logic control chip) can be coupled to a transistor gate electrode of a vertical

the two example field emitter arrays including the dynamic FIGS. 5A to 41, the dielectric material can include an controlled current source solutions for pattern generation, organic material, an inorganic material, or a sm according to the example systems, methods and apparatus In any example aspect, the organic dielectric material<br>herein. FIG. 3A shows an example schematic diagram for an 25 includes a parylene, a polyvinylphenol, a polyviny example field emitter array device that includes controlled a polythienylene vinylene, a functionalized pentacene, a current sources in electrical communication with at least one polydimethylsiloxane, or any combination thereof. In vari-<br>logic control element, such as but not limited to a field ous example aspects, the inorganic dielectr logic control element, such as but not limited to a field emitter array integrated with controlled vertical transistors, such as controlled using a CMOS logic control chip. FIG. 3B 30 aluminum, silicon, germanium, gallium, indium, tin, anti-<br>shows an example schematic diagram for an example field mony, tellurium, bismuth, titanium, vanadium, emitter array device that includes optically-switched con-<br>trolled current sources.<br>trolled current sources.<br>trolled current sources.

system that includes an example 2-D array of field emitters. 35<br>The detailed view of FIG. 4A shows a top view of a field The detailed view of FIG. 4A shows a top view of a field based small molecules, thiopenes-based small molecules, emitter tip 404 the annular portion that forms the extraction fullerenes-based small molecules, phhalocyanine along the dashed line of FIG. 4A, showing an example field parylene-based small molecules, quinoid-based small molecules and molecules. The part of the set of the set of the extraction gate 40 ecules, and/or trifluoromethy electrode (also referred to herein as an extractor). As shown In operation of a field emitter that includes the field<br>in FIG. 4B, an example field emitter of the array can be emitter arrays shown in FIGS. 4A and 4B, electr in FIG. 4B, an example field emitter of the array can be emitter arrays shown in FIGS. 4A and 4B, electrons are formed as a field emitter tip 404 disposed over a field emitter up supplied to the field emitter tip via the c element 408 formed as a current source, and a extraction The electrons are extracted from the field emitter tip using gate electrode 406 disposed proximate to a portion of the 45 a field applied to the extractor such that gate electrode 406 disposed proximate to a portion of the 45 field emitter tip 404. As also shown in FIG. 4B, the field field emitter tip 404. As also shown in FIG. 4B, the field emerges through the opening in the extractor and is directed emitter element 408 can be disposed over a substrate 412 at a target substrate to be patterned. and proximate to an insulating material 410. In an example, The plan view of FIG. 4A shows a substantially rectansubstrate 412 can include electrically conductive portions, gular 2-D array 402 of the field emitter elements and and field emitter element 408 can be disposed in electrical so extractors. In other examples, the 2-D array and field emitter element 408 can be disposed in electrical 50 communication with the electrically conductive portions of communication with the electrically conductive portions of in any other polygonal arrangement (such as a hexagonal substrate 412. In an example, the extractor (extraction gate arrangement) or a substantially circular arran electrode 406) can be implemented to extract electrons from other examples, the field emitter elements and extractors can the field emitter tip, where the electrons are supplied based be arranged in a 1-D array or a stagge the field emitter tip, where the electrons are supplied based be arranged in a 1-D array or a staggered 3-D array.<br>
on a current supplied to the field emitter element 408 acting 55 FIG. 5A shows a cross-sectional view of a as the current source/limiter. In the example of FIG. 4B, the emitter array with digital control of the field emitter ele-<br>extraction gate electrode 406 (as an extractor) can be formed ments in the array. The example syste extraction gate electrode 406 (as an extractor) can be formed ments in the array. The example system of FIG. 5A includes from a metal. In other examples, the extraction gate elec-<br>an array of field emitters 502, each field trode 406 can be formed from silicon or any other type of controlled current source 504 disposed over a substrate 510.<br>
electrically conductive material, including any of the con- 60 The example system includes a number of ductive materials described herein in connection with the that facilitate electrical communication between the con-<br>field emitter elements. As also shown in FIG. 4B, the field trolled current sources 504 and portions of th emitter tip 404 can be disposed on, including being formed<br>as a shown in FIG. 5A, the substrate 508 can include a logic<br>as an integral part of, the field emitter element 408. Each<br>control element 510 (formed as a logic con field emitter tip 404 and respective the field emitter element  $65$  408 is collectively referred to as a the field emitter element 408 is collectively referred to as a the field emitter element electrical communication between the controlled current 408 of a field emitter array. As also shown in FIG. 4B, each sources 504 and the logic control chip. Th

14

variation in turn-on voltage, the variation in beam energy the field emitter element 408 can be in electrical communican be about 0.01% for 100 kV acceleration, which is well cation with a conductive substrate. The insulat can be about  $0.01\%$  for  $100 \text{ kV}$  acceleration, which is well cation with a conductive substrate. The insulating material within acceptable ranges.<br>410 can be formed form any dielectric material disposed in thin acceptable ranges.<br> **410** can be formed form any dielectric material disposed in<br>
According to the example systems, methods and appara-<br>
proximity to each field emitter element. As shown in FIG. to allow for the control of the emission current of individual cally insulate the extraction gate electrode 406 from the field field emitters. In a first example, a logic control element emitter element 408. As shown in th emitter element 408. As shown in the detail view, the extraction gate electrode 406 can be formed as an electribe coupled to a transistor gate electrode of a vertical cally conductive layer that includes a hollow opening that is transistor formed from a field emitter element, to switch the 10 disposed over the field emitter tip 404 transistor current source on and off, thereby providing a field<br>entity of the hollow opening can have any conformation, including<br>emitter element that is a controlled current source. In a<br>substantially circular, polygonal, non-symmetric conformation that, with application of a as a light source) can be used to modulate the current in a field, causes the electron beamlet to emerge through the reversed biased diode. versed biased diode.<br>In any example according to the principles herein, the patterned. In a non-limiting example, the hollow opening patterned. In a non-limiting example, the hollow opening term " controlled current" refers to a component configura-<br>tion that facilitates regulation of a current, including modu-<br>is substantially concentric with a portion of the field emitter tion that facilitates regulation of a current, including modu-<br>lation, adjustment, or any other form of graduated or fine-<br>tip.

lation tuned control of the current.<br>
FIGS. 3A and 3B show example schematic diagrams of example described herein, including in connection with example described herein, including in connection with include an oxide, a nitride, or any other dielectric form of bium, molybdenum, palladium, cadmium, hafnium, tanta-<br>FIG. 4A shows a plan view 402 of a non-limiting example lum, or tungsten, or any combination thereof. Non-limiting lum, or tungsten, or any combination thereof. Non-limiting examples of applicable small molecules include acenes-

arrangement) or a substantially circular arrangement. In

an array of field emitters 502, each field emitter including a controlled current source 504 disposed over a substrate 510. control element 510 (formed as a logic control chip in this example), and the interconnects 506 can be used to facilitate sources 504 and the logic control chip. The logic control

conductive portions of the substrate 508 of the field emitter controlled current array. As depicted in FIG. 5A, the logic control chip can be described herein. used to cause a signal to be delivered to selectively activate<br>individual gates of the array of field emitters 502 in an <sup>5</sup> system that includes a field emitter with integrated electron<br>addressable manner (to be discussed

FIG. 5B shows one of the example field emitters 502 of<br>the array, including a controlled current source 504, a field<br>emitter tip 603 from a extraction gate electrode<br>emitter tip 505 and an emitter extraction gate electrode controlled current source 504 is formed as vertical transistor electrons 612. The description in connection with equivalent that includes a field emitter element 522 and a transistor gate components and materials elements electrode 524. The field emitter element 522 is configured to  $_{20}$  apply to equivalent components and materials elements of form a source region 526 and a drain region 528 of the FIG. 6. In an example, the substrate 604 can include or be example vertical transistor. The example transistor gate coupled to a logic control element (such as a logic control electrode 524 substantially surrounds at least a portion of the chip) to facilitate electrical communicat electrode 524 substantially surrounds at least a portion of the chip) to facilitate electrical communication between the field field  $\frac{1}{10}$  field emitter element 522. The field emitter element 522 emitter element 602 a field emitter element 522. The field emitter element 522 emitter element 602 and the logic control chip. As described serves as a channel between the source region 526 and the 25 herein, the logic control chip can be used serves as a channel between the source region  $526$  and the  $25$  herein, the logic control chip can be used to cause a signal drain region  $528$  of the example vertical transistor. In FIG, to be delivered to selectively a drain region 528 of the example vertical transistor. In FIG. to be delivered to selectively activate controlled current 54, the example interconnects 506 are shown to be electri-<br>SA, the example interconnects 506 are show 5A, the example interconnects 506 are shown to be electri-<br>sources of the individual field emitter elements 602 is an addressable manner. cally couple portions of the logic control chip 510 to each of array of field emitters 502 in an addressable manner.<br>FIG. 7 shows a cross-sectional view of another example the transistor gate electrodes 524 in the array. The transistor FIG . 7 shows a cross-sectional view of another example<br>cate electrodes 524 counsel to the field emitter element 522 30 field emitter element with integrated gate electrodes 524 coupled to the field emitter element 522  $\frac{30}{20}$  field emitter element with integrated electron optics. The of each array element can be selectively activated by the description in connection with or each analy element 510 to selectively control the supply of<br>legic control element 510 to selectively control the supply of<br>electrons from the source region 526 to the drain region 528,<br>thereby causing each field emitter current source/innier. Based on the selective control of each<br>field emitter element of the array, the electrons are supplied<br>selectively to the region of a field emitter tip 505 of an<br>individual field emitter element or t of a grouping of two or more field emitter elements, to  $40$  emitter tip 703 from a extraction gate electrode 708 formed selectively cause an electron beam to be directed as a  $\frac{1}{4}$  as a hollow opening in a conductive selectively cause an electron beam to be directed as a as a hollow opening in a conductive material layer. The<br>surface. As also shown in FIG. 5B, a dielectric material 530 integrated electron optics includes an accelerator surface. As also shown in FIG. 5B, a dielectric material 530 integrated electron optics includes an accelerator 709 and an can be included to insulate the emitter extraction gate integrated lens assembly 711 disposed proxi

In operation, activation of a transistor gate electrode  $524$  45 based on the instructions from the logic control chip  $520$ creates the supply of electrons for extraction by the emitter extraction gate electrode 520 (an extractor), causing emission of an electron beamlet from the respective field emitter substrate and the integrated lens assembly 711 can be tip 505. In another example, an interconnect 506 may be 50 implemented to collimate and/or focus the elect coupled to a grouping of two or more transistor gate elec-<br>trodes 524 of a grouping of two or more field emitters, to selectively increase or decrease the energy of an electron trodes 524 of a grouping of two or more field emitters, to cause a supply of electrons to be provided to the field emitter cause a supply of electrons to be provided to the field emitter beamlet being emitted from the field emitter tip 703 of the tips, so that an electron beamlet from the grouping of two or field emitter element 702 such that more field emitters can be directed at a target substrate 55 (shown in FIG. 5A as a wafer 516 including a resist 514) in (shown in FIG. 5A as a wafer 516 including a resist 514) in resist of the target substrate. Such greyscaling can facilitate an addressable manner. The logic control chip and the writing of higher resolution, more intricate interconnects 506 are insulated from the conducting sub-<br>the substrate than existing systems.

supplied to the controlled current source 504 using the logic components and materials elements of FIGS. 2A to 7 also control chip and that is used to control the current source/ apply to equivalent components and material control chip and that is used to control the current source apply to equivalent components and materials elements of field<br>FIG. 8. The example system includes a number of field

In any example field emitter array herein, the field emitter  $65$  element can be configured as a vertical gate field-effect element can be configured as a vertical gate field-effect current source according to any of the principles described transistor or as an ungated field-effect transistor. In either herein. Each field emitter element 802 in

chip can be disposed in electrical communication with other configuration, the field emitter element can be operated as a conductive portions of the substrate 508 of the field emitter controlled current source according to

addressable manner (to be discussed in greater detail below). optics. The example system includes a field emitter element<br>As shown in EIG 5A, in an example implementation, the  $602$  that can be operated as a controlled cu As shown in FIG. 5A, in an example implementation, the 602 that can be operated as a controlled current source<br>emitted electrons 512 in electron beams from the field according to any of the principles described herein. The emitted electrons 512 in electron beams from the field according to any of the principles described herein. The field<br>emitter element 602 includes field emitter tip 603 is disposed emitters 502 can be directed at a resist 514 disposed over a emitter element 602 includes field emitter up 603 is disposed emitter tip 603 is disposed emitters 502 can be directed at a funding processing. wafer 516 that is to be subjected to further processing.  $\frac{10}{2}$  over a substrate 604 and is disposed proximate to a dielectric metric is different processing.

can be included to insulate the emitter extraction gate integrated lens assembly 711 disposed proximate to the electrode 520 from the transistor gate electrode 524. extraction gate electrode  $708$ . As described herein, the electron optics can be used to collimate and/or focus the electron beamlet from the emitted electrons 712. In this example, the accelerator 709 can be implemented to modulate the energy of the emitted electrons directed at the target field emitter element 702 such that some amount of grey-<br>scaling can be achieved in the patterning of features on the the writing of higher resolution, more intricate patterning on

strate of the field emitter array using a dielectric material. FIG. 8 shows a cross-sectional view of another example<br>FIG. 5C shows an example schematic of the control 60 field emitter array that includes a global electro FIG. 8. The example system includes a number of field emitter elements 802 that can be operated as a controlled herein. Each field emitter element 802 includes a respective material 806. The field emitter elements 802 are disposed decrease the energy of an electron beamlet being emitted over a substrate 804. The dielectric material 806 electrically from one or more of the field emitter tips 9 over a substrate 804. The dielectric material 806 electrically from one or more of the field emitter tips 903 of the field insulates the field emitter tips 803 from a extraction gate emitter elements 902 such that some amo insulates the field emitter tips 803 from a extraction gate emitter elements 902 such that some amount of greyscaling electrode 808 formed as a hollow opening in a conductive  $\frac{5}{2}$  can be achieved in the patterning of electrode 808 formed as a hollow opening in a conductive  $\frac{1}{2}$  can be achieved in the patterning of features on the resist of material layer. An electron optics assembly 810 is disposed the target substrate. Such grev material layer. An electron optics assembly 810 is disposed<br>herein, the electron continues assembly 810 is disposed<br>herein, the electron optics assembly 810 can be used to<br>collimate and/or focus the electron beamlet from t current sources according to any of the principles described In different examples, an optically switched controlled cur-<br>current sources according to any of the principles described in the principles of the source can be herein. The global electron optics assembly  $810$  can include  $15$  fell source can be coupled to each field emitter element (or langes. The example alobal electron optics assembly can be lenses. The example global electron optics assembly can be current source element, as applicable), or the at least one<br>implemented to collimate and/or focus any one or more of optically switched controlled current source c implemented to collimate and/or focus any one or more of , optically switched controlled current source can be coupled<br>to two or more field emitter elements (or current source or substantially all of, the electron beamlets emerging from the word or more field emitter elements (or current source or substantially all of the field emitter arrow In an elements, as applicable). For example, to switch the field emitter tips 803 of the field emitter array. In an elements, as applicable). For example, to switch the example oxygentle doctron extines assembly 810 can be all field emitter array, a P-I-N diode can be coupled example, the global electron optics assembly  $810$  can be  $20$  -  $\frac{1}{100}$  being integrated under, one or more field emitter ele-<br>implemented to eddress the optics field emitter error for implemented to address the entire field emitter array for ing being integrated under, one or more field emitter ele-<br>deflection of the electron heavy to real or for clobal elimity deflection of the electron beamlets and/or for global align-<br>ment to combat drift of the electron optics. In an example,<br>the alohal electron optics are electron optics in an example,<br>the alohal electron optics are electron the global electron optics assembly 810 can be selectively<br>implemented separately from and even concurrently with 25 FIG. 10, an illumination of electromagnetic radiation is implemented separately from, and even concurrently, with  $25$  FIG. 10, an illumination of electromagnetic radiation is<br>the electron optics associated with any individual field the electron optics associated with any individual field incident at the n-doped region of the example P-I-N diode.<br>In a reverse biased P-I-N structure, a large electric field emitter element or grouping of field emitter element, as In a reverse biased P-I-N structure, a large electric field<br>exists in the wide intrinsic region, which serves to sweep out

emitter array with a global electron optics assembly that  $30$  region of the P-1-N diode device, and, conversely, noise include the p-doped region of the P-I-N diode device. includes an integrated lens assembly and an accelerator. The<br>description in connection with equivalent components and<br>many example implementation, the P-I-N diode can be<br>material a demonts of EIGS 2A to 8 also apply to equ materials elements of FIGS. 2A to 8 also apply to equivalent fabricated from any semiconductor material in the art. As components and materials elements of FIG. 9. The example non-limiting examples, the P-I-N diode can be epitaxially contained the example of field emitter elements 002 that 25 grown, or the P-I-N diode can be fabricated by system includes a number of field emitter elements 902 that  $35 \frac{\text{growth}}{\text{of}}$ , or the P-1-N diode can be fabricated by implantation on ha operated as a controlled current source according to  $\frac{\text{of}}{\text{of}}$  n-doped regions can be operated as a controlled current source according to an interval of the principles described herein. Each field emitter semiconductor material, either float-zone or lowly-doped, element 902 includes a respective field emitter tip 903 and<br>element 903 and such as but not limited to a silicon wafer. The example P-I-N<br>is disposed provinced to a dislective material 906. The field of diode can have a we is disposed proximate to a dielectric material  $906$ . The field<br>emitter elements  $902$  are disposed over a substrate  $904$ . The  $40$  improve performance, since the absorption coefficient for emitter elements 902 are disposed over a substrate 904. The  $40^{10}$  improve performance, since the absorption coefficient for dislocation opticial absorption of dislocation opticial absorption in the UV is approximately dielectric material 906 electrically insulates the field emitter silicon in the UV is approximately 100 cm - . If a substantial<br>tips 903 from a extraction of a electrode 908 formed as a fraction of the electron-hole pairs tips 903 from a extraction gate electrode 908 formed as a fraction of the electron-note pairs are generated in the hollow enough has been heavily doped region, the current may be dominated by hollow opening in a conductive material layer. The inte-<br>current may be dominated by<br>diffusion, which is a slower process, and many of the carriers<br>current may be dominated by grated electron optics includes an accelerator 909 and an diffusion, which is a slower process, and many of the carriers integrated long assembly. 011 diagoged provincts to the 45 flux of the combine before they reach the integrated lens assembly 911 disposed proximate to the 45 may recombine before they reach the field emitter element. extraction gate electrode 908. As described herein, the As a result, the responsivity of the optical electron optics can be used to collimate and/or focus the emitter array device may be reduced. electron optics can be used to collimate and of focus the example 1-D schematic device in FIG. 10, under electrons 912 . In this For the example 1-D schematic device in FIG. 10, under example 1 - D schematic device in FIG example, the accelerator 909 can be implemented to modu-<br>leto the approximation where the light absorbed by the heavily doped regions does not contribute, the current density genlate the energy of the emitted electrons directed at the target 50 doped regions does not contribute, the current density gen-<br>enterprised in the integrated languagements. **Q11** can be substrate and the integrated lens assembly 911 can be implemented to collimate and/or focus the electron beamlet from the emitted electrons 912 . The example global electron optics assembly including the integrated lens assembly and any one or more of, or substantially all of, the electron beamlets emerging from the field emitter tips 903 of the field emitter array. In an example, the global electron optics where R is the reflection coefficient,  $I_0$  is the incident optical assembly including the integrated lens assembly and accel-<br>erator can be implemented to address erator can be implemented to address the entire field emitter 60 tion coefficient, and  $x_{jp}$  and  $x_{jn}$  are the p-i and n-i junction array for deflection of the electron beamlets and/or for depths, respectively. Using Eq global alignment to combat drift of the electron optics. In an wavelength can be computed for several different junction example, the global electron optics can be selectively imple-<br>mented separately from, and even concur electron optics associated with any individual field emitter 65 element or grouping of field emitter element, as selectively element or grouping of field emitter element, as selectively  $x_{jn}$  fixed at 1 micron. The result illustrates the impact of the operated by the logic control chip. In an example, the width of the p-doped implant region on

field emitter tip 803 and is disposed proximate to a dielectric accelerator 909 can be modulated to selectively increase or material 806. The field emitter elements 802 are disposed decrease the energy of an electron beaml

selectively operated by the logic control chip.<br>ELG 0 shows a cross sectional view of an example field any carriers that are generated. Electrons drift to the n-doped FIG. 9 shows a cross-sectional view of an example field any carriers that are generated. Electrons drift to the n-doped either are  $\frac{1}{20}$  region of the P-I-N diode device, and, conversely, holes are

expression:

$$
I = q(1 - R)\frac{I_0 \lambda}{hc} [e^{-\alpha x}j p - e^{-\alpha x}j n}]
$$
 (1)

width of the p-doped implant region on obtaining photocur-

region can be configured to be as thin as possible, such as but<br>
nalf-angle of 20 degrees) from about 4 mm diameter to about<br>
not limited to less than about 100 nm, less than about 80 nm,<br>
15 mm, thereby providing a wide, not limited to less than about 100 nm, less than about 80 nm, 15 mm, thereby providing a wide, flat illumination field. An less than about 50 nm, or less than about 30 nm, to enable example DMD device 1404 can include an a operation at reasonable current levels with photoillumina-<br>tion in the near-UV. For example, in a P-I-N diode with a 50

FIG. 12 shows an example field emitter array including a limiting example, each micromirror can be configured to plurality of field emitter elements 1202, each with a respec-<br>address one or more field emitter elements of a plurality of field emitter elements 1202, each with a respec-<br>tive field emitter elements of an example<br>tive field emitter tip 1203 and an emitter extraction gate<br>field emitter array. The image from the example DMD 1404 tive field emitter tip 1203 and an emitter extraction gate field emitter array. The image from the example DMD 1404 electrode 1204. The example field emitter elements 1202 of can be reduced a factor of about  $10 \times$  by the the field emitter array are coupled to an optically modulated 15 and the field emission array device is placed in the focal current source 1206. The optically modulated current source plane of the imaging optics. 1206 can be any device that can be used to provide a current FIG. 15 show a non-limiting example of a DMD device, under illumination of electromagnetic radiation 1208, such including a plurality of micromirrors 1500, such as at a surface 1210 of the optically modulated current source 1206. The regions proximate the field emitter ele- 20 accompanying DLPC300 Digital Controller by Texas Instruments are filled with a dielectric material 1211. In an ments Inc. (Dallas, Tex.). example, the optically modulated current source 1206 can be FIG. 16 shows example components of a DMD (such as a P-I-N diode, with the n-doped region being disposed in available from Texas Instruments Inc.), including the a P-I-N diode, with the n-doped region being disposed in available from Texas Instruments Inc.), including the micro-<br>electrical communication with the field emitter elements and mirrors and the mount for each micromirror, the p-doped region being disposed proximate to the surface 25 1210. In this example, the field emitter elements 1202 can be coupled to integrated circuitry of a CMOS substrate to operated as controlled current sources, where the supply of operate the mount for each micromirror. FIG. operated as controlled current sources, where the supply of operate the mount for each micromirror. FIG. 17 shows a current to the field emitter elements 1202 is controlled plot of an example beam expander output, showing current to the field emitter elements 1202 is controlled plot of an example beam expander output, showing the beam through the presence, absence or modulation of the illumi-<br>divergence point spread function. The top panel nation by the electromagnetic radiation. The emitted elec- 30 shows the operation of an example beam expander. FIGS.<br>trons 1212 can be accelerated by the extraction gate elec- 18A and 18B show plots of an example beam expa

apparatus herein, the field emission array can be fabricated 35 by isotropic etching for form the field emitter elements and by isotropic etching for form the field emitter elements and example device. FIGS. 21A and 21B show plots of the field subsequent oxidation to form the field emitter tips. For curvature as a function of diameter in microns subsequent oxidation to form the field emitter tips. For curvature as a function of diameter in microns and distortion example, the example method can be used to form the field as a function of percentage of the beam expan emitter elements and field emitter tips based on silicon. The FIG. 22 shows another example optical system layout that regions proximate the field emitter elements can be filled 40 can be used to selectively illuminate discrete portions of an with a dielectric material, such as but not limited to  $SiO<sub>2</sub>$ . example optically modulated field emitter array according to The extraction gate electrode can be formed from a n-type the principles described herein. T The extraction gate electrode can be formed from a n-type the principles described herein. The example optical system polycrystalline silicon. To fabricate the self-aligned gate includes a UV laser 2202 (such as but not li polycrystalline silicon. To fabricate the self-aligned gate includes a UV laser 2202 (such as but not limited to a 375 apertures (the hollow openings) of the extraction gate elec- nm CW laser) to illuminate a digital micro trodes, a chemical mechanical polishing (CMP) process can 45 be used. In order to obtain a thinner field emitter device, the be used. In order to obtain a thinner field emitter device, the side of the example field emission array 2204 using a<br>fabrication can be performed based on a silicon-on-insulator number of optics. The example optics includ fabrication can be performed based on a silicon-on-insulator number of optics. The example optics include a collimation (SOI) substrate, and a backside window to the device layer lens 2206, a relay lens 2208, and an object (SOI) substrate, and a backside window to the device layer lens 2206, a relay lens 2208, and an objective lens 2210. The can be formed by etching through the handle wafer to the example DMD is a computer controlled micromi buried oxide, such as but not limited to using a potassium 50 hydroxide (KOH) wet etch or a deep reactive ion etching hydroxide (KOH) wet etch or a deep reactive ion etching depending on the voltage applied. The example DMD sup-<br>ports display resolutions up to 1920×1080 at pattern rates of

FIG. 14 shows an example optical system layout that can up to about 32 kHz. The example DMDs include UV be used to selectively illuminate discrete portions of an transparent glass and antireflective coatings to transmit a be used to selectively illuminate discrete portions of an transparent glass and antireflective coatings to transmit a example optically modulated field emitter array according to 55 very high percentage of UV radiation. Th example optically modulated field emitter array according to 55 very high percentage of UV radiation. The example DMD the principles described herein. The example optical system can be configured to have a pixel pitch of b the principles described herein. The example optical system can be configured to have a pixel pitch of between  $8 \mu m$  and includes light source 1400 (such as a laser with a collima-13  $\mu$ m. The example optics can be opti tor), a beam expander 1402, a digital micromirror device Any example field emitter array according to the prin-<br>1404, and imaging optics 1406. The imaging optics can ciples described herein can be implemented to expose a include focusing lenses  $1408$  and  $1410$ , a quartz viewport 60  $1412$ . The example optical system can be implemented to 1412. The example optical system can be implemented to be a polymethylmethacrylate  $(PMMA)$  resist. In other take a laser beam, divide it into approximately 1.3  $\mu$ m $\times$ 1.3 examples, other resist materials used in the art take a laser beam, divide it into approximately 1.3  $\mu$ m×1.3 examples, other resist materials used in the art are appli-<br>  $\mu$ m pixels to address individual field emitters in the optically cable. The dose to expose the PM um pixels to address individual field emitters in the optically cable . The dose to expose the PMMA resist can vary as a 1402 can be used for beam shaping to collimate and expand  $65$  the beam to fill the digital micromirror device (DMD) 1404. the beam to fill the digital micromirror device (DMD) 1404. beam serve to break the carbon backbone of the PMMA<br>The example beam expander 1402 expands the collimated polymer into smaller fragments (scission events) that ar

rent from the P-I-N diode. In an example, the p<sup>+</sup>-doped output of the diode laser (such as but not limited to with cone region can be configured to be as thin as possible, such as but half-angle of 20 degrees) from about example DMD device 1404 can include an array of micro-<br>mirrors that can be individually actuated at a range of angles tion in the near-UV. For example, in a P-I-N diode with a 50 of about  $+/-12$  degrees to either reflect the beam into the nm wide p-doped region, assuming illumination from a UV imaging path of the field emitter array or a nm wide p-doped region, assuming illumination from a UV imaging path of the field emitter array or a beam stop. The laser diode  $(\lambda=375 \text{ nm})$  and a pixel size of 1 µm×1 µm, a 0.4 example device of FIG. 14 can be used to p laser diode ( $\lambda$ =375 nm) and a pixel size of 1 µm×1 µm, a 0.4 example device of FIG. 14 can be used to perform the µW beam focused to a single pixel can generate about 10 pA selective addressing of the individual optical  $\mu$ W beam focused to a single pixel can generate about 10 pA selective addressing of the individual optically modulated<br>of current. of current.<br>FIG. 12 shows an example field emitter array including a limiting example, each micromirror can be configured to

mirrors and the mount for each micromirror, which includes a hinge, a yoke, and a landing tip. The micromirrors are divergence point spread function. The top panel of FIG. 17 trodes 1204 to a surface 1214. FIG. 13 shows a schematic fan, to provide a measure of aberration. FIGS. 19A and 19B diagram of the field emitter array including the P-I-N diode. show examples of the spot size from the imag diagram of the field emitter array including the P-I-N diode. show examples of the spot size from the imaging optics at According to any of the example systems, methods and 0 mm and 1 mm. FIG. 20 shows an example of the si 0 mm and 1 mm. FIG.  $20$  shows an example of the simulated imaging of nine (9) pixels of the example DMD onto an

nm CW laser) to illuminate a digital micro mirror device (DMD) 2202, which is subsequently imaged on to the back example DMD is a computer controlled micromirror array that reflects light at a range of angles of about  $+/-12$  degrees ( DRIE ).<br>
FIG. 14 shows an example optical system layout that can up to about 32 kHz. The example DMDs include UV

> ciples described herein can be implemented to expose a resist on a surface. In a non-limiting example, the resist can function of patterned area, beam energy, and development conditions. In an example, the electrons of the field emitter polymer into smaller fragments (scission events) that are

 $21$ <br>more soluble in a developer. For PMMA, a 1:3 ratio of more soluble in a developer. For PMMA, a 1:3 ratio of example, the silicon columns can have a smaller aspect ratio, MIPK:IPA can be used for developing high-resolution fea-<br>tures. Cooling the developer bath below 0° C. can tures. Cooling the developer bath below  $0^{\circ}$  C. can facilitate gated field emitter arrays can have about a 1  $\mu$ m pitch and contrast enhancement. As a non-limiting example, a dose can be ballasted by vertical 100 nm d contrast enhancement. As a non-limiting example, a dose can be ballasted by vertical 100 nm diameter silicon MOS-<br>range of about 50  $\mu$ C/cm<sup>2</sup> to about 100  $\mu$ C/cm<sup>2</sup> can be used 5 FETs. for sub-100 nm features with a 10 kV electron beam and 65 An example system, method and apparatus according to nm thick PMMA. As a non-limiting example, a dose of the principles described herein are configured with selecabout  $100 \mu C/cm^2$  can be used and each electron beamlet can<br>ively addressable field emitter elements, and can be  $100 \mu$ C/cm<sup>-</sup> can be used and each electron beamlet can<br>be configured to address a 50 nm pixel, where each beamlet<br>deliver about 1.69 fC to the wafer. In another example, with<br>about 10 pA of current/beamlet, the dwell ti beamlet can be de-localed to cover a 1 interior pixel, and emitter could be modulated using a controlled current source with a dwell time increasing accordingly to about 80 ms.  $\frac{15}{15}$  that is connected in series to ea

to the principles described herein can be fabricated with a that it further reduces the variation in electron beamlet<br>self-aligned gate electrode as an extraction gate electrode. Current across the array and enhances curre self-aligned gate electrode as an extraction gate electrode, current across the array and enhances current stability by with each field emitter in the array being individually controlling the supply of electrons to individ ballasted by a vertical ungated field effect transistor. An  $_{20}$  The current source that is used to control the emitter current example field emitter array device according to the prin-<br>could be addressed by a voltage s ciples described herein can be configured to provide a controlled current source), a current source (e.g., a current current of about 10 pA/emitter and have 1M field emitters in mirror), and/or with an optically modulated current of about 10 pA/emitter and have 1M field emitters in mirror), and/or with an optically modulated current source<br>the example array. The example field emitter array device (e.g., an optical beam impinging on a P-I-N according to the principles described herein can be config- 25 described herein above. ured to provide a uniform current across the field emitter As described hereinabove, the field emitter array can be array and operate at a low extraction gate electrode extrac-<br>arranged, and controlled by an example logic tion voltage. In an example, the gaps between adjacent to function as separately addressable elements. In an high-aspect-ratio vertical ungated field-effect transistors that example, the system or apparatus can be configur form the field emitter elements (In an example, the pillars) 30 including one or more arrays of field emitter elements, each can be filled using any dielectric material. In an example, field emitter array being coupled with its individual logic changing the packing of the field emitter elements from control chip, or all being controlled by a single logic control square packing to hexagonal packing facilitates improved chip. square packing to hexagonal packing facilitates improved

according to the principles described herein can be config-<br>ured as a two dimensional array of closely packed electron<br>since the field emitter element of an example field emitter array<br>sources (field emitter elements) base sion arrays that are individually ballasted by high aspect 23 shows a non-limiting example of an arrangement of field ratio silicon current limiters. The gated field emitter ele- 40 emitter arrays 2306 that are included in a field emitter array ments of the field emitter arrays can be configured to have region. The system may also include regions 804 that do not about a 1  $\mu$ m pitch and can be ballasted by about 100 nm include field emitter elements. In an examp about a 1 µm pitch and can be ballasted by about 100 nm include field emitter elements. In an example implementa-<br>diameter, about 10 mm tall silicon pillars formed as ungated tion, field emitter regions 2302 can be formed diameter, about 10 mm tall silicon pillars formed as ungated tion, field emitter regions 2302 can be formed as discrete vertical field-effect transistors. The example field emitter pattern writing regions of a direct write vertical field-effect transistors. The example field emitter pattern writing regions of a direct write patterning e-beam array device can be based on high-aspect-ratio silicon pillar 45 photolithography system. current limiters (vertical ungated field-effect transistors) for An example system, method and apparatus according to ballasting individual field emitters within field emitter the principles described herein are configured ballasting individual field emitters within field emitter the principles described herein are configured with control arrays. Dense (1 µm pitch) field emitter arrays that are and logic capabilities. In an example, the fiel individually ballasted by 100 nm diameter and 10 µm tall can be controlled using a logical shift register of the logic<br>ungated field-effect transistors can be fabricated with field 50 chip. The shift register facilitates a ungated field-effect transistors can be fabricated with field 50 chip. The shift register facilitates a patern emitter tip radii under around 10 nm. When the vertical pixels to be stored on the logic chip. emitter transistors are incorporated into large In an example, to make contact between the logic chip and arrays of field emitters, the current-voltage characteristics of the electron gun, 3-D integration techniques such a the field emitter arrays can exhibit current limitation at high through-silicon vias (TSVs) or micro-bump bonds, can be extraction gate voltages. Emission current densities of over 55 used to transfer the signals between t extraction gate voltages. Emission current densities of over  $55$  200  $\mu$ A/cm<sup>2</sup> can be obtained from 1.36 million emitter arrays  $200 \mu A/cm^2$  can be obtained from 1.36 million emitter arrays and logic can be implemented using any of the control logic with about 5  $\mu$ m pitch. The current by the field emitter arrays chips described in any of the exam including the field emitter elements (the pillars) configured<br>as field effect transistors can be about 14.7 pA per pillar at the principles described herein facilitates pattern writing. saturation, which is desirable for a dynamic pattern genera- 60 The control and logic can be applied to cause a system

In another non-limiting example, a field emitter array cause a pattern to be written on a substrate. The control and according to the principles described herein can be config-<br>logic orchestrates the writing process, and m according to the principles described herein can be config-<br>ured as a two dimensional array of closely packed electron ponents of the system can be controlled to scroll the field ured as a two dimensional array of closely packed electron ponents of the system can be controlled to scroll the field<br>sources based on scaled field emission arrays that are 65 emitter arrays across a substrate to write th

with a dwell time increasing accordingly to about 80 ms.  $\frac{15}{15}$  that is connected in series to each field emitter.<br>In a non-limiting example, a field emitter array according Using the controlled current source has th In a non-limiting example, a field emitter array according Using the controlled current source has the added benefit<br>the principles described benefit can be fabricated with a that it further reduces the variation in electr could be addressed by a voltage source (e.g., a voltage (e.g., an optical beam impinging on a P-I-N photodiode), as

example, the system or apparatus can be configured as

filling with a dielectric material. FIG. 23 shows a non-limiting example system 2300 that In another non-limiting example, a field emitter array 35 can be formed from one or more field emitter array regions,

the electron gun, 3-D integration techniques such as

tor.<br>In another non-limiting example, a field emitter array cause a pattern to be written on a substrate. The control and<br> individually ballasted by vertical silicon metal-oxide-semi-<br>conductor field-effect transistors (MOSFETs). In this matrix pattern. In an example, each row of a field emitter matrix pattern. In an example, each row of a field emitter

substantially the same time. In an example, the pattern poly-silicon layer is then fully oxidized to consume sub-<br>writing can be performed through row addressing or column stantially all of the poly-silicon deposited previ

field emitter element, or each field emitter array, can be is performed.<br>
controlled and modulated to deliver electron beamlets of The wafer controlled and modulated to deliver electron beamlets of The wafer surface is next planarized using a chemical differing energy to the substrate during a given time period, 15 mechanical polishing (CMP) process. The CMP of differing energy to the substrate during a given time period, 15 mechanical polishing (CMP) process. The CMP of the such that each electron beamlet writes a feature of differing silicon nitride is characterized according t such that each electron beamlet writes a feature of differing silicon nitride is characterized according to the polishing levels of contrast or thickness, thereby achieving the grey-<br>rate of silicon nitride. FIG. 25 shows levels of contrast or thickness, thereby achieving the grey-<br>scaling. In another example, the electron beamlet emission surements of the thickness vs. polishing time for the CMP scaling. In another example, the electron beamlet emission surements of the thickness vs. polishing time for the CMP from each field emitter, or each field emitter array, can be polishing rate of silicon nitride, showing t maintained at substantially the same emission pattern, how- 20 rate is about 10 nm/min. This is in contrast to a polish rate ever the resident time for exposure of each feature in the of about 50 nm/min for silicon dioxide pattern can be varied so that the system writes a feature of silicon nitride is removed using a hot phosphoric etch back<br>differing levels of contrast or thickness in the pattern, process, and acts in essence as a continuat

Non-limiting example processes for fabrication of the 25 field-emitter element arrays according to the principles silicon dioxide. This step exposes all the oxide domes that described herein are described. The fabrication process are covering the silicon field emitter tips. includes a technique for filling the spaces or voids between FIG. 26 shows a SEM image of domes of silicon dioxide the high aspect ratio field emitter elements with the respec-<br>prior to the deposition a low temperature oxi tive field emitter tips. In the non-limiting examples 30 described, the field emitter elements are fabricated as silicon described, the field emitter elements are fabricated as silicon selective etch of the silicon nitride after polishing to pla-<br>pillars with tips. However, the disclosure encompasses pro-<br>cesses for fabricating any of the hi

A non-limiting process for fabricating the field emitter poly-silicon gate is polished and the oxide layer deposited elements is based on poly-silicon deposition and its oxida-<br>using a low temperature process. tion to fill the gap between the silicon pillars. For example, FIG. 27 shows a SEM image of the polished poly-silicon the oxidation of poly-silicon (e.g., about 10 nm of poly-<br>layer. The bright spots correspond to the expo the oxidation of poly-silicon (e.g., about 10 nm of poly-<br>silicon as ilicon) can be used for the formation of about 22 nm of 40 dioxide layer after the poly-silicon bump has been leveled. silicon dioxide. This is followed by silicon nitride deposition The tips are then exposed with buffered oxide etch.<br>and its removal using a chemical mechanical polishing FIGS. 28, 29 and 30 show SEM images of the released and its removal using a chemical mechanical polishing FIGS. 28, 29 and 30 show SEM images of the released (CMP) (for a non-selective etch) and a hot phosphoric acid tips. SEM analysis is also conducted on dies that are at {for a selective etch}. In an example, high temperature low distance from the edge of the wafer. FIG. 28 shows a SEM pressure chemical vapor deposition processes can be 45 image of an example released field emitter array t pressure chemical vapor deposition processes can be 45 employed. In an example, the fabrication processes can be configured to prevent or reduce gas phase precipitation and aspect ratio field emitter element. The gate aperture of the encourage high surface mobility. The example fabrication extraction gate electrode has a diameter of process can be controlled by reaction rate at the gas/solid The pitch of the silicon field emitter tip on post field emitter interface as opposed to reactant species transport to the 50 element structure is about 1 micron. interface as opposed to reactant species transport to the 50 interface.

ciples described herein facilitates the addition of a self-<br>aligned gate to the high aspect ratio field emitter elements angle. The field emitter tip is estimated as about 100 to about ( such as silicon tips on silicon post). The example fabrica- 55 tion process includes the ability to selectively remove silicon tion process includes the ability to selectively remove silicon another SEM image of the example released field emitter nitride through chemical mechanical polishing and hot phos-<br>array, showing a single gate aperture take nitride through chemical mechanical polishing and hot phos-<br>
phoric acid etch and the ability to remove poly-silicon<br>

gate aperture diameter is measured at about 380 nm.

fabrication process for generating the field emitter arrays including the high aspect ratio field emitter elements. The appear to be completely filled by a dielectric, gate apertures non-limiting example fabrication process includes proce-<br>with about 300 nm to about 350 nm diameter non-limiting example fabrication process includes proce-<br>dividend about 300 nm to about 350 nm diameter are formed in<br>dures for rough tip formation using high pressure plasma<br>the poly-silicon layer, and the emitter tips ar etch followed by a deep reactive ion step to create the high 65 top of the columns (field emitter elements). The emitter tips aspect ratio silicon columns. After the removal of the have a shape that deviates from a conical photoresist and the oxide mask, an oxidation sharpening is as a result of the die having been taken from the edge of the

array can be selectively addressed at a time and the system performed. The scanning electron microscope (SEM) image<br>is scrolled across the substrate in columns.<br>in FIG. 2A shows a 2000×2000 array of silicon field emitters scrolled across the substrate in columns.<br>The separately-addressable gating region can be actuated based on 10 micron tall high aspect ratio silicon columns The separately-addressable gating region can be actuated based on 10 micron tall high aspect ratio silicon columns to write a pattern using matrix addressing, such as address-<br>with nanoscale tips, fabricated according to t ing each column or addressing each row. In an example, 5 The example array has 1 micron pitch, and the inset of FIG.<br>each extraction gate electrode can be scrolled one at a time 2A shows a field emitter tip in the array th or a number of extraction gate electrodes can be scrolled at less than about 10 nm. Poly-silicon is next deposited and the substantially the same time. In an example, the pattern poly-silicon layer is then fully oxidized t writing can be performed through row addressing or column stantially all of the poly-silicon deposited previously. Oximatrix addressing.<br>
10 dation results in volume expansion, which results in the atrix addressing.<br>The field emitter arrays herein can be used to implement filling-in of the gap between the silicon columns. A plasma The field emitter arrays herein can be used to implement filling-in of the gap between the silicon columns. A plasma grey leveling to write small features. In an example, each enhanced chemical vapor deposition of a silico enhanced chemical vapor deposition of a silicon nitride layer

polishing rate of silicon nitride, showing that the polishing of about 50 nm/min for silicon dioxide. The planarized thereby achieving the greyscaling.<br>
Non-limiting example processes for fabrication of the 25 nitride with respect to other materials such as silicon and<br>
Non-limiting example processes for fabrication of the 25 nitride wit

prior to the deposition a low temperature oxide and the poly-silicon gate layer. The oxide domes are formed after the emitter elements according to any of the systems, methods shows that the domes are at least about 200 nm in height<br>and apparatus described herein.<br>A non-limiting process for fabricating the field emitter poly-silicon gate

on a nano-scale silicon field emitter tip disposed on a high aspect ratio field emitter element. The gate aperture of the interface.<br>
interface the sample fabrication process according to the prin-<br>
of about 200 nm. FIG. 29 shows another SEM image of the An example fabrication process according to the prin-<br>ciples described herein facilitates the addition of a self-<br>example released field emitter array that was taken at an angle. The field emitter tip is estimated as about 100 to about 150 nm below the poly-silicon gate aperture. FIG. 30 shows

through chemical mechanical polishing.<br>FIGS 31 and 32 show SEM images of a cleaved portion FIG. 24 shows procedures for a non-limiting example 60 of an example fabricated field emitter array device. The FIG. 24 shows procedures for a non-limiting example 60 of an example fabricated field emitter array device. The brication process for generating the field emitter arrays SEM images show that the gaps between the silicon co the poly-silicon layer, and the emitter tips are formed at the top of the columns (field emitter elements). The emitter tips wafer. The SEM image of FIG. 31 shows the cleaved individually ballasted by about 100 nm diameter and 10 µm portion, showing that the gaps between the silicon pillars tall ungated field-effect transistors (field emitter el appears completely filled with a dielectric. The SEM image<br>also shows the formation of a gate aperture in the poly-<br>trical characterization of the non-limiting example field also shows the formation of a gate aperture in the poly-<br>silicon layer. The SEM of FIG. 32 shows a single field  $\frac{1}{2}$  emitter array devices indicate that slope of the FN plot silicon layer. The SEM of FIG. 32 shows a single field  $\frac{1}{5}$  emitter array devices indicate that slope of the FN plot emitter tip formed on a single silicon column. The diameter characteristics  $b_{FN}$  is 2942 and the emitter tip formed on a single silicon column. The diameter characteristics  $b_{FN}$  is 2942 and the turn-on voltage is  $V_{ON}$  of of the field emitter tip is approximately 20 nm (based on the about 150 V. With an approximat

are based on sincon ups with sen-anglied emitter extraction to<br>gate electrodes and integrated silicon column current limit-<br>ers. The lead electrodes and contact pads can be fabricated<br>Si pillar diameter, resulting in turnusing various techniques. To perform measurements on the<br>example structures fabricated herein, a probe tip in the<br>measurement chamber is used to make electrical contact to 15 pended extraction gate electrodes have higher measurement chamber is used to make electrical contact to 15 pended extraction gate electrodes have higher values of  $b_{FN}$ <br>the extraction gate electrode at the edge of the array. The and  $V_{\text{ext}}$  The results also show t the extraction gate electrode at the edge of the array. The and  $V_{ON}$ . The results also show that devices that are self-<br>results of the measurements can be used to provide an aligned gated emitters have lower values of

measurements of an example fabricated field emitter array 20 the  $V_{ON}$  versus b<sub>EN</sub> plot is 0.038 V/V with an intercept at device located at the center of the wafer, with the anode<br>based at about 1100 V. FIG. 33 shows the current-voltage<br>transfer characteristics of the example field emitter array, hence an infinite field factor ( $\beta = \infty$ ). Th transfer characteristics of the example field emitter array, hence an infinite field factor ( $\beta = \infty$ ). This is consistent with showing both the gate current and the anode current. The tunneling theory in that the turn-on showing both the gate current and the anode current. The tunneling theory in that the turn-on voltage is about the past voltage is such the value of surface accumulated n-type silicon which in gate voltage is swept between 0 and 50 Volts. The measure- 25 workfunction of surface accumulated n-type silicon which in<br>ment results indicate that there is some interception of the this case is the electron affinity of ment results indicate that there is some interception of the this case is the electron and infinite factor. emitted current by the extraction gate electrode. FIG. 33 and tactor.<br>In an example, a 3D electrostatic simulations is conducted shows that the example fabricated field emitter array device In an example, a 3D electrostatic simulations is conducted<br>measured has a turn-on voltage <20V (indicated in FIG. 33), measured has a turn-on voltage <20V (indicated in FIG. 33),<br>and solution of a 2D array of example high aspect ratio silicon field<br>and more specifically between about 15 and about 20 V, and<br>saturates at about 35 V. The dep self-aligned extraction gate electrodes and devices that use<br>suspended mesh extraction gate electrodes. The devices with 35 to tip distance in a diode configuration. From these simulasuspended mesh extraction gate electrodes. The devices with 35 to tip distance in a diode configuration. From these simula-<br>suspended extraction gate electrodes have mesh structures tions, the field factor is extracted at suspended extraction gate electrodes have mesh structures tions, the field factor is extracted at the emitter apex and was that are typically more than 10  $\mu$ m from the field emitter tips converted to the slope of the FN with the implication that the field factor can be relatively low workfunction is the electron affinity of Si  $(\chi=4.05 \text{ eV})$ . FIG.<br>and hence  $b_{FN}$  values are higher. The data presented also 35 shows a plot of  $b_{FN}$  vers includes devices that do not have high aspect ratio struc- 40 tures. For these structures the implication is that the field observed that  $b_{FN}$  decreases with increased pitch reflecting factor is lower due to the reduced curvature of the electro-<br>the reduction in screening and  $b_{FN$ factor is lower due to the reduced curvature of the electro-<br>static equi-potential lines and the values of  $b_{FN}$  are higher. For the devices with the self-aligned gates, the field factor is proximity. FIG. 36 shows a plot of the result of example expected to be higher due to the proximity of the extraction 45 measurements, which as observed to b expected to be higher due to the proximity of the extraction 45 measurements, which as observed to be consistent with the consistent with the

the extraction gate electrode and anode currents and the elements that are 10 microns tall and with field emitter tip<br>slope, where  $b_{\text{av}}$  is 277 and LN(a<sub>ry</sub>) is -16. The FN plot 50 radius of 5 nm. The gate aperture fo slope, where  $b_{FN}$  is 277 and LN( $a_{FN}$ ) is -16. The FN plot 50 radius of 5 nm. The gate aperture for the simulated structure shows the anode and gate current for a self-aligned gate field is set at 200 nm. This simulati shows the anode and gate current for a self-aligned gate field is set at 200 nm. This simulation can be conducted using the emitter array that uses silicon columns as field emitter SILVACO® suite of simulation tools (Silva emitter array that uses silicon columns as field emitter elements operating as current controlled sources to limit emission current. Considering the shape of the FN plot, the voltage. From the FN plot of the data, a slope  $b_{FN}$  of 226 is current appears to saturate at high voltages, consistent with  $55$  obtained and from the currentcurrent appears to saturate at high voltages, consistent with  $55$  obtained and from the current-voltage (IV) plot, a V<sub>ON</sub> of 9 other measured example silicon pillar field emitter array V was obtained. This data point is other measured example silicon pillar field emitter array V was obtained. This data point is included in the p<br>devices with similar doping densities.<br>it falls along the data cluster around the fitting line.

described herein, a two-dimensional array of closely packed voltage  $V_{ON}$  and the slope of the Fowler Nordhei<br>electron sources can be fabricated based on scaled field 60 can be modeled using the following expression:<br>emi ratio silicon current limiters (field emitter elements). The example high-aspect-ratio silicon pillar current limiters are configured as vertical ungated field-effect transistors for ballasting individual field emitters within field emitter 65 arrays. The non-limiting example field emitter arrays are fabricated as about 1 um pitch field emitter arrays that are

of the heat emitter the supproximately 20 nm (based on the<br>indicated cursor width).<br>The non-limiting example fabricated field emission arrays field factor  $\beta$  is about  $1.80 \times 10^5$  cm<sup>-1</sup>.<br>are based on silicon tips with

indication the device performance.<br>FIG. 33 shows the current voltage characteristics of observed to have lower values of  $b_{\text{av}}$  and  $V_{\text{ON}}$ . The slope of FIG. 33 shows the current voltage characteristics of observed to have lower values of  $b_{FN}$  and  $V_{ON}$ . The slope of

(extraction gate) to emitter distance reflecting the increased proximity. FIG. 36 shows a plot of the result of example

gate electrodes and hence higher field factor b and lower  $b_{FN}$  simulations of FIG. 35.<br>values. In an example, simulations are performed for a self-<br>FIG. 34 shows an example Fowler-Nordheim (FN) plot of aligned device wi aligned device with 100 nm pillar diameter field emitter elements that are 10 microns tall and with field emitter tip Clara, Calif.) to predict field emission current as function of

According to an example system, method and apparatus . In an example, a linear relationship between the turn-on scribed herein, a two-dimensional array of closely packed voltage  $V_{ON}$  and the slope of the Fowler Nordheim

$$
V_{ON} \approx \left[\frac{b_{FN}}{\ln\left(\frac{k_{FN}}{I_{ON}}\right)}\right] \approx \left[\frac{0.95B\phi^{3/2}}{\beta\ln\left(\frac{k_{FN}}{I_{ON}}\right)}\right]
$$

FIG. 37 shows a plot of the field emitter array turn-on Dielectric material 4114 also electrically insulates the field voltage  $V_{ON}$  versus the slope of the FN plot  $b_{FN}$  for wide emitter elements 4110 from the p+-doped range of devices, and not only those with self-aligned gates,<br>suspended mesh gates, conical tips and tip on high aspect<br>their entirety, including drawings: E. Slot et al., "MAPPER: suspended mesh gates, conical tips and tip on high aspect their entirety, including drawings: E. Slot et al., "MAPPER:<br>ratio column structure. FIG. 37 includes data plotted in FIG. 5 high throughput maskless lithography," ratio column structure. FIG. 37 includes data plotted in FIG.  $\frac{1}{2}$  high throughput maskless lithography," Proc. SPIE, 2008, <br>35 and additional data (represented by a star) of measure-<br>pp. 69211P-69211P-9; P. Petric e 35 and additional data (represented by a star) of measure-<br>ment results and simulation. The slope of the line in EIG  $37$  REBL for maskless high-throughput EBDW lithography, ment results and simulation. The slope of the line in FIG. 37<br>is 0.0377 which is comparable to the theoretical value of Proc. SPIE, 2011, pp. 797018-797018-14; M. Nagao et al.  $0.0376$  obtained if the turn-on surface field is assumed to be<br> $2 \times 10^7$  Vcm<sup>-1</sup>.<br> $2 \times 10^7$  Vcm<sup>-1</sup>.

 $2 \times 10^7$  Vcm<sup>-1</sup>. To lens, <sup>10</sup> lens, <sup>2</sup> pm. J. Appl. Pnys. 48, 06FK02 (2009).<br>
Floris. 38.4.38H shows stages in a non-limiting example<br>
fabrication process flow for fabricating field emitter arrays<br>
including field em of the vertical MOSFET, thereby forming a field emitter<br>element as a gated vertical transistor (in this example, a many equivalents to the specific inventive embodiments<br>MOSFET), Le EC 29C the specific the specific inventi MOSFET). In FIG. 38G, the gaps between the field emitter 30 described herein. It is, therefore, to be understood that the elements 3800 are filled with a dielectric material and the salt and the same presented by way of ex

fabricating a field emitter array including field emitter<br>elements formed as gated vertical MOSFET. In block 3902,<br>an epitaxial growth process is used to fabricate a p-doped<br>channel and a n+ doped drain layer on a substra elements. In block 3908, a conductive material is deposited  $45$  signed to an embounted in simplemented at least in part in on the gate dielectric material. In block 3910, professes are performed to selectively etch the c performed to selectively etch the conductive material to<br>form a transistor gate substantially surrounding a portion of<br>form a transistor gate substantially surrounding a portion of<br>each of the field emitter elements to pro

principled herein. Fig. 41 shows an example field understood to control over dictionary definitions, definitions array according to the principled herein that can be fabri-<br>cated using the process flow of FIG. 40. The exam example includes a substrate 4102 formed of intrinsic 60 meanings of the defined terms.<br>
emitter array includes a substrate 4102 formed of intrinsic 60 meanings of the defined terms.<br>
Silicon, a p+-doped region 4104 that f communication with a p+ contact 4106 for the extraction specification, unless clearly indicated to the contrary specification of the contrary specification of the contrary  $\frac{1}{\sqrt{2}}$  or the contrary specification of the gate electrodes 4108. The example field emitter array be understood to mean "at least one."<br>includes a number of field emitter elements 4110, each The phrase "and/or," as used herein in the specification, formed with a field emitter tip 4112. A dielectric material 65 should be understood to mean "either or both" of the 4114 electrically insulates the field emitter elements 4110 elements so conjoined, i.e., elements that are

Elements 3800 are filled with a dielectric material and the<br>system is passivated. In FIG. 38H, vias are etched and<br>contacts are formed. In this example, contacts 3806 provide<br>electrical communication with the MOSFET gate e section with the MOSTET gate electrodes<br>3804. The field emitter the field emitter and the material set of the field emitter of an example process flow for<br>5800 are also coated with a conductive material 3808.<br>FIG. 39 shows

from each other and the extraction gate electrodes 4108. present in some cases and disjunctively present in other

cases. Multiple elements listed with "and/or" should be a current channel region disposed at a first end of the construed in the same fashion, i.e., "one or more" of the field emitter element proximate to the substrate; construed in the same fashion, i.e., "one or more" of the field emitter element proximate to the substrate;<br>elements so conjoined. Other elements may optionally be a donor-doped region or an acceptor-doped region elements so conjoined. Other elements may optionally be present other than the elements specifically identified by the disposed at a second end of the field emitter element "and/or" clause, whether related or unrelated to those ele- 5 that is different from the first end; and 'and/or'' clause, whether related or unrelated to those ele- 5 that is different from the first end; and nents specifically identified. Thus, as a non-limiting a field emitter tip disposed proximate to the second end ments specifically identified. Thus, as a non-limiting a field emitter tip disposed prox example, a reference to "A and/or B", when used in conexample, a reference to "A and/or B", when used in conjunction with open-ended language such as "comprising" can refer, in one embodiment, to A only (optionally includ at least one extraction gate electrode disposed proximate ing elements other than B); in another embodiment, to B  $10$  to the plurality of field emitter elements, ing elements other than B); in another embodiment, to B 10 to the plurality of field emitter elements, to apply a only (optionally including elements other than A); in yet potential difference proximate to at least one fie only (optionally including elements other than A); in yet potential difference proximate to at least one field another embodiment, to both A and B (optionally including emitter tip of the plurality of field emitter element

As used herein in the specification, "or" should be under least one field emitter tip in a stood to have the same meaning as "and/or" as defined 15 at least one field emitter tip, stood to have the sample, when separating items in a list, "or" or wherein each field emitter element of the plurality of field "and/or" shall be interpreted as being inclusive, i.e., the emitter elements further comprises " and/or" shall be interpreted as being inclusive, i.e., the emitter elements further comprises a conductive mate-<br>inclusion of at least one, but also including more than one, ial surrounding at least a portion of a side o inclusion of at least one, but also including more than one, rial surrounding at least a port of a number or list of elements, and, optionally, additional respective field emitter element. unlisted items. Only terms clearly indicated to the contrary,  $20$  **2**. The apparatus of claim 1, wherein each field emitter such as "only one of" or "exactly one of," or "consisting of," element of the plurality of field will refer to the inclusion of exactly one element of a number aspect ratio of height to lateral dimension of about 5:1, about or list of elements. In general, the term "or" as used herein 10:1, about 50:1, about 100:1, ab or list of elements. In general, the term "or" as used herein 10:1, about 50:1, about 100:1, about 200:1, shall only be interpreted as indicating exclusive alternatives about 800:1, about 1000:1, or about 5,000:1. (i.e. "one or the other but not both") when preceded by terms 25 3. The apparatus of claim 1, wherein the plurality of field of exclusivity, such as "either," "one of," "only one of," or emitter elements are disposed at a

be understood to mean at least one element selected from 30 4. The apparatus of claim 1, wherein the array is a any one or more of the elements in the list of elements, but one-dimensional array, a two-dimensional array, or a stagnet necessarily including at least one of each and every gered three-dimensional array. not necessarily including any combinations of elements and not  $\frac{1}{2}$ . The apparatus of claim 1, wherein each field emitter tip excluding any combinations of elements in the list of has a radius of about 1 nm, about 2 n excluding any combinations of elements in the list of has a radius of about 1 nm, about 2 nm, about 3 nm, about 1 nm, about 15 nm, about 15 nm, optionally be present other than the elements specifically or about 20 nm.<br>
identified within the list of elements to which the phrase "at 6. The apparatus of claim 1, wherein the emitted electrons<br>
least one" refers, whet least one" refers, whether related or unrelated to those from the plurality of field emitter elements produce an elements specifically identified. Thus, as a non-limiting electron beam of brightness about  $1 \times 10^6$  A/cm<sup></sup> elements specifically identified. Thus, as a non-limiting electron beam of brightness about  $1 \times 10^6$  A/cm<sup>2</sup>/sr, 5  $\times 10^6$  example, "at least one of A and B" (or, equivalently, "at least 40 A/cm<sup>2</sup>/sr,  $1 \times 10^7$  A/cm one of A or B," or, equivalently "at least one of A and/or B") about  $5 \times 10^8$  A/cm<sup>2</sup>/sr, about  $1 \times 10^9$  A/cm<sup>2</sup>/sr, or about  $5 \times 10^8$  can refer, in one embodiment, to at least one, optionally A/cm<sup>2</sup>/sr. including more than one, A, with no B present (and option-<br>ally including elements other than B); in another embodi-<br>element comprises silicon, aluminum, copper, silver, gold, ment, to at least one, optionally including more than one, B, 45 platinum, zinc, nickel, titanium, chromium, palladium, tung-<br>with no A present (and optionally including elements other sten, molybdenum, diamond, carbon nan with no A present (and optionally including elements other<br>than A); in yet another embodiment, to at least one, option-<br>ally including more than one, A, and at least one, optionally<br>including more than one, B (and optional

In the claims, as well as in the specification above, all comprises a refractory metal, a noble metal, a semiconductransitional phrases such as "comprising," "including," "car-<br>tor, a semimetal, or a semimetal. rying," "having," "containing," "involving," "holding," 10. The apparatus of claim 1, wherein each field emitter<br>"composed of," and the like are to be understood to be element has a pillar structure, and wherein the pillar open-ended, i.e., to mean including but not limited to. Only 55 ture has a length c the transitional phrases "consisting of" and "consisting of about 100 nm. essentially of " shall be closed or semi-closed transitional 11. The apparatus of claim 1, wherein a donor-doped phrases, respectively, as set forth in the United States Patent region is disposed at the second end of the field emitter<br>Office Manual of Patent Examining Procedures, Section element, and wherein a voltage can be applied Office Manual of Patent Examining Procedures, Section element, and wherein a voltage can be applied to the 2111.03.

a plurality of field emitter elements disposed over the 65 substrate in at least one array, each field emitter element

- 
- 
- 

- and<br>at least one extraction gate electrode disposed proximate other elements); etc. thereby accelerating the electrons emitted from the at . As used herein in the specification, "or" should be under-<br>As used herein in the specification, "or" should be under-<br>and the field emitter tip
	-

element of the plurality of field emitter elements has an

"exactly one of." about 40 microns, about 30 microns, about 20 microns,<br>As used herein in the specification, the phrase "at least about 15 microns, about 10 microns, about 5 microns, about<br>one," in reference to a list of o

element has a pillar structure, and wherein the pillar structure has a length of about 10 microns and a lateral dimension

60 conductive material to regulate an amount of a current flowing through the channel region to the donor-doped region of the respective field emitter element.

What is claimed is:<br>
1. An electron beam apparatus comprising:<br>
12. The apparatus of claim 1, wherein the at least one<br>
2. The apparatus of claim 1, wherein the at least one<br>
2. The apparatus of claim 1, wherein the at lea extraction gate electrode is a plurality of extraction gate electrodes, and wherein each extraction gate electrode of the substrate in at least one array, each field emitter element plurality of extraction gate electrodes is disposed proximate of the plurality of field emitter elements comprising: to a respective one or more field emitter ele to a respective one or more field emitter elements of the plurality of field emitter elements to apply the potential potential difference proximate to at least one field difference proximate to the respective one or more field emitter tip of the plurality of field emitter element

13. The apparatus of claim 12, wherein each extraction one field emitter tip in the electrode of the plurality of extraction gate electrodes is  $\sim$  one field emitter tip; gate electrode of the plurality of extraction gate electrodes is so are field emitter tip;<br>formed as a conductive material layer including a hollow wherein the optically modulated current source is a P-I-N formed as a conductive material layer including a hollow wherein the optically modulated current source is a P - I - N emitter tips of the respective one or more field emitter 23. The apparatus of claim 22, wherein each field emitter

more field emitter elements such that the hollow opening is<br>substantially concentric with a portion of at least one field<br>**24**. The apparatus of claim **22**, wherein the plurality of<br>emitter tip of the respective one or mor emitter tip of the respective one or more field emitter elements of the plurality of field emitter elements.

ity of extraction gate electrodes, to shape the electrons **26**. The apparatus of claim 22, wherein the P-I-N diode accelerated by the at least one extraction gate electrode into comprises an acceptor-doped region, a photoa accelerated by the at least one extraction gate electrode into comprises an acceptor-doped region, a photoactive intrinsic at least one focused electron beam. deast one focused electron beam.<br>
17. The apparatus of claim 16 wherein the at least one 27. The apparatus of claim 22,

electrostatic electrode comprises a plurality of electrostatic 25 electrodes, and wherein each electrostatic electrode of the electrodes, and wherein each extraction gate electrode of the plurality of electrostatic electrodes is disposed proximate to plurality of extraction gate electrod plurality of electrostatic electrodes is disposed proximate to plurality of extraction gate electrodes is disposed proximate a respective extraction gate electrode of the plurality of to a respective one or more field emit a respective extraction gate electrode of the plurality of to a respective one or more field emitter elements of the extraction gate electrodes.

18. The apparatus of claim 16, wherein the at least one 30 electrostatic electrode is at least one of: an electron focusing emitter elements of the plurality of field emitter elements.<br>
lens assembly, an additional extraction gate electrode, an **28**. The apparatus of claim 27, whe Einzel lens, an acceleration grid, and a stigmation corrector.<br>19. The apparatus of claim 1, wherein the substrate

comprises at least one electrically conductive contact region, 35 and wherein the plurality of field emitter elements are in emitter tips of the respective one or more field emitter electrical communication with the at least one electrically elements.

comprises at least one logic chip, and wherein the plurality 40 more field emitter elements such that the hollow opening is

region is disposed at the second end of the field emitter **30**. The apparatus of claim **28**, wherein the hollow open-<br>element, wherein each field emitter element of the plurality 45 ing is substantially circular, substanti element, wherein each field emitter element of the plurality 45 of field emitter elements further comprises a conductive tially polygonal in shape.<br>
material surrounding at least a portion of a side of the 31. The apparatus of claim 27, further comprising at least<br>
respective field emi logic chip controls a current or voltage applied to the ity of extraction gate electrodes, to shape the electrons conductive material of each field emitter element to regulate  $\frac{50}{20}$  accelerated by the at least one ex conductive material of each field emitter element to regulate 50 accelerated by the at least one extraction at amount of a current flowing through the channel region at least one focused electron beam. to the donor-doped region of the respective field emitter 32. The apparatus of claim 31 wherein the at least one element.

- a substrate comprising an optically modulated current 55 source;
- - field emitter tip disposed proximate to a second end **34**. An electron beam apparatus comprising:<br>a field emitter tip disposed proximate to a second end a plurality of current source elements dispose
	-
- at least one extraction gate electrode disposed proximate a gated vertical transistor; or to the plurality of field emitter elements, to apply a an ungated vertical transistor; or to the plurality of field emitter elements, to apply a

emitter elements of the plurality of field emitter elements.<br>
13. The apparatus of claim 12, wherein each extraction<br>
13. The apparatus of claim 12, wherein each extraction<br>
13. The apparatus of claim 12, wherein each extr

elements.<br> **14.** The apparatus of claim 13, wherein the conductive 10 aspect ratio of height to lateral dimension of about 5:1, about 14. 14. The apparatus of claim 13, wherein the conductive 10 aspect ratio of height to lateral dimension of about 5:1, about 5:1, about material layer is disposed proximate to the respective one or 10:1, about 50:1, about 100:

elements of the plurality of field emitter elements. 15 microns, about 40 microns, about 30 microns, about 20<br>15. The apparatus of claim 13, wherein the hollow open-microns, about 15 microns, about 10 microns, about 5 15. The apparatus of claim 13, wherein the hollow open-<br>ing is substantially circular, substantially oval, or substan-<br>microns, about 2 microns, or about 1 micron.

tially polygonal in shape.<br>
16. The apparatus of claim 12, further comprising at least<br>
16. The apparatus of claim 12, further comprising at least<br>
16. The apparatus of claim 12, further comprising at least<br>
16. The appara

27. The apparatus of claim 22, wherein the at least one extraction gate electrode is a plurality of extraction gate plurality of field emitter elements to apply the potential difference proximate to the respective one or more field

formed as a conductive material layer including a hollow<br>opening that is disposed proximate to the one or more field

electrical conductive contact region of the substrate. 29. The apparatus of claim 28, wherein the conductive 20. The apparatus of claim 1, wherein the substrate material layer is disposed proximate to the respective one or material layer is disposed proximate to the respective one or of field emitter elements are in electrical communication substantially concentric with a portion of at least one field ith the at least one logic chip.<br>
21. The apparatus of claim 20, wherein a donor-doped elements of the plurality of field emitter elements.

one electrostatic electrode disposed proximate to the plural-

electrostatic electrode comprises a plurality of electrostatic 22. An electron beam apparatus comprising:<br>
22. An electron beam apparatus comprising:<br>
22. An electrostatic electrostatic electrode of the electrodes, and wherein each electrostatic electrode of the plurality of electrostatic electrodes is disposed proximate to source; a respective extraction gate electrode of the plurality of a plurality of field emitter elements disposed over the extraction gate electrodes.

substrate in at least one array, each field emitter element **33**. The apparatus of claim 31, wherein the at least one of the plurality of field emitter elements comprising: electrostatic electrode is at least one of: an el electrostatic electrode is at least one of: an electron focusing lens assembly, an additional extraction gate electrode, an a current channel region disposed at a first end of the 60 lens assembly, an additional extraction gate electrode, an field emitter element proximate to the optically Einzel lens, an acceleration grid, and a stigmation cor

- field emitter tip disposed proximate to a second end a plurality of current source elements disposed in at least<br>of the field emitter element that is different from the one array, each current source element of the plurali of the field emitter element that is different from the one array, each current source element of the plurality first end; and  $\frac{65}{}$  of current source elements comprising: a gated vertical transistor;
	-

33<br>a current controlled channel that is proximate to an

- a plurality of field emitter tips, each field emitter tip of the<br>plurality of field emitter tips being coupled to an end of<br>a respective current source element of the plurality of<br>solution of the conductive interconnect i
- wherein the potential difference accelerates the electrons emitted by at least one field emitter tip of the  $\frac{10}{20}$

35. The apparatus of claim 34, further comprising at least 5:1, about 10:1, about 50:1, about 100:1, about 200:1, about 200:1, about 500:1, about 500:1, about 500:1, or about 5,000:1. with each current source element of the plurality of current **40**. The apparatus of claim 34, wherein each field emitter source elements.

control component selectively activates each current source<br>element of the plurality of current source elements to supply  $* * * * * *$ 

current controlled channel that is proximate to an electrons to the respective field emitter tip, thereby causing the plurality of field emitter tips to be selectively addressthe plurality of field emitter tips to be selectively address-<br>able.

extraction gate electrode disposed proximate<br>at least one extraction gate electrode disposed proximate<br>to the plurality of current source elements to apply a<br>to the plurality of current source elements to apply a<br>current s to the plurality of current source elements, to apply a<br>potential difference proximate to at least one field  $_{10}$  at a pitch of about 45 microns, about 40 microns, about 30<br>emitter tin of the plurality of current source emitter tip of the plurality of current source elements, microns, about 20 microns, about 15 microns, about 1<br>wherein the potential difference accelerates the electional difference accelerates the election of the solut 5 m

micron by at least one field emitter tip of the 39. The apparatus of claim  $34$ , wherein each current plurality of field emitter tips in a direction away from  $39$ . The apparatus of claim 34, wherein each current the at l the at least one field emitter up.<br>35. The apparatus of claim 34, further comprising at least 5:1, about 10:1, about 50:1, about 100:1, about 200:1, about 200:1, about 200:1, about 200:1, about 200:1, about 200:1, about 20

tip of the plurality of field emitter tips is disposed proximate<br>20 to the end of the respective current source element that 36. The apparatus of 35, wherein the at least one logic  $\frac{20}{100}$  to the end of the respective current source element that includes a donor-doped region or an acceptor-doped region.