

US009742352B2

- (71) Applicant: **National Chi Nan University**, Puli, **Nantou (TW)** and Chi Nan University, Puli (56) References Cited
- (72) Inventors: Yo-Sheng Lin, Nantou (TW); U.S. PATENT DOCUMENTS Wei-Cheng Wen, Nantou (TW)
- (73) Assignee: NATIONAL CHI NAN UNIVERSITY, Puli, Nantou (TW)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. $154(b)$ by 0 days.
- (21) Appl. No.: 15/340,558
- (22) Filed: Nov. 1, 2016

US 2017/0047890 A1

Related U.S. Application Data

(63) Continuation-in-part of application No. 14/964,081, filed on Dec. 9, 2015, now abandoned.

Dec . 24 , 2014 (TW) . 103145257 A

-
- (51) Int. Cl.
 $H03B 5/12$ (2006.01)

(52) U.S. Cl.
- CPC H03B 5/1228 (2013.01); H03B 5/1212 (2013.01) ; $H03B$ 5/1243 (2013.01); $H03B$ 5/124 (2013.01); H03B 5/1293 (2013.01); H03B 2200/0034 (2013.01)
- (58) Field of Classification Search CPC H03B 5/1228; H03B 5/1293; H03B 5/124; H03B 5/1212; H03B 5/1243; H03B 2200/0034

(12) **United States Patent** (10) Patent No.: US 9,742,352 B2

Lin et al. (45) Date of Patent: Aug. 22, 2017 (45) Date of Patent: Aug. 22, 2017

(54) VOLTAGE - CONTROLLED OSCILLATOR USPC . 331 / 117 R , 117 FE , 167

OTHER PUBLICATIONS

Cao et al.: "A 50-GHz Phase-Locked Loop in 0.13-microm CMOS",
 Prior Publication Data

IEEE Journal of Solid-State Circuits, Aug. 2007, vol. 42, No. 8, pp.

IS 2017/0047890 A1 Feb. 16, 2017

* cited by examiner

Primary Examiner — Richard Tan

(74) Attorney, Agent, or Firm — Merchant & Gould P.C.

(30) Foreign Application Priority Data (57) ABSTRACT

ABSTRACT

A voltage-controlled oscillator includes two first inductors having a common node, two varactors respectively coupled to the first inductors, a cross-connected pair coupled to the first inductors, and a reversely tunable source degeneration module coupled to the cross-connected pair. The reversely tunable source degeneration module cooperates with the cross-connected pair to form a negative equivalent capacitance seen into the cross-connected pair from the common node of cross-connected pair and each first inductor. An oscillatory signal pair is provided at the first terminals of the first and second transistors.

13 Claims, 7 Drawing Sheets

FIG.1 PRIOR ART

 $FIG.5$

FIG.6

application Ser. No. 14/964,081, filed by the applicant on first terminal of the second transistor, and the other one of Dec. 9, 2015, which claims priority of Taiwanese Patent the second inductors is coupled between the c Dec. 9, 2015, which claims priority of Taiwanese Patent the second inductors is coupled between the control terminal
Application No. 103145257 filed on Dec. 24, 2014, and the of the second transistor and the first terminal Application No. 103145257 filed on Dec. 24, 2014, and the of the second transistor and the first terminal of the first entire disclosure of which is incorporated herein by refer- 10 transistor. The reversely tunable sou entire disclosure of which is incorporated herein by refer- 10 ence.

and more particularly to a voltage-controlled oscillator nected pair from the first terminal of each of the first and adapted for a radio frequency (RF) circuit.

Voltage-controlled oscillators (VCO) are critical compo-

nts in wireless communication systems. As an example, BRIEF DESCRIPTION OF THE DRAWINGS nents in wireless communication systems. As an example, signals of different channels may be selected by changing the output frequency of the VCO. Recently, due to the Other features and advantages of the disclosure will increasing demand for data transmission, it is important to 25 become apparent in the following detailed description of the effectively improve on the operating frequency and the embodiments with reference to the accompany effectively improve on the operating frequency and the embodiments with reference to the accompanying drawings, adjustable frequency range.

Referring to FIG. 1, a conventional VCO includes two FIG. 1 is a schematic circui

inductors (L_g), two varactors (C_d), a cross-coupled pair of transistors (M_1 , M_2), and a current source 11.

A common node of the inductors (L_g) is coupled to a embodiment of the sequence (V_{DD}) , the variators (C_a) are respectively this disclosure. voltage source (V_{DD}) , the varactors (C_d) are respectively this disclosure;
coupled to the inductors (L_e) and have a common node FIG. 3 is a schematic circuit diagram illustrating a small coupled to the inductors (L_g) and have a common node FIG. 3 is a schematic circuit diagram illustrating coupled to a bias voltage source (V_{tune}) the drain terminal signal equivalent circuit model of the embodiment; coupled to a bias voltage source (V_{tune}) the drain terminal signal equivalent circuit model of the embodiment;
and the gate terminal of each of the transistors (M_1 , M_2) are ³⁵ FIG. 4 is a schematic circuit diagr respectively coupled to the varactors (C_a) , and the current side circuit of the small signal equivalent circuit model;
source 11 is coupled between a common source node of the FIG. 5 is a schematic circuit diagram illust source 11 is coupled between a common source node of the transistors (M_1, M_2) and ground.

In application, the voltage provided by the bias voltage terminals of a first transition and a first transition of the 40 embodiment; source (V_{tune}) may be adjusted to change capacitances of the 40 embodiment;
varactors (C_d), thereby adjusting an output frequency of the FIG. 6 is a schematic diagram illustrating effective para-

However, the operating frequency and the adjustable model; and
frequency range of the conventional VCO may be limited FIG. 7 is a plot showing comparison between equivalent due to effective parasitic capacitance of the transistors $(M_1, 45)$ capacitances of the embodiment and a conventional VCO.
 M_2). In addition, the voltage provided by the voltage source
 (V_{max}) has to be raised for (V_{DD}) has to be raised for enabling the transistors (M_1, M_2) to operate in the saturation region while maintaining suffi

Therefore, an object of the disclosure is to provide a resistance of a resistor, a capacitance of a capacitor/varactor, voltage-controlled oscillator that may have a relatively 55 an inductance of an inductor, etc.
higher

cross-connected pair that includes a first transistor, a second 60 inductors (L_g) , a reversely tunable LC source degeneration transistor, and two second inductors, and a reversely tunable module 5, a push-push circuit 6, transistor, and two second inductors, and a reversely tunable module 5, a push-push circuit 6, and two buffer amplifier source degeneration module. The two first inductors have a circuits 7. common node. Each of the first inductors has a first terminal The first inductors (L_a) have a common node 2 to which coupled to the common node, and a second terminal. Each a first terminal of each first inductor (L_a) i of the two varactors has a first terminal disposed to receive 65 Each of the varactors (C_d) has a first terminal receiving a a first bias voltage, a second terminal coupled to the second first bias voltage (V_T) , a secon

 $\boldsymbol{2}$

VOLTAGE-CONTROLLED OSCILLATOR capacitance associated with a magnitude of the first bias voltage . Each of the first transistor and the second transistor CROSS-REFERENCE TO RELATED has a first terminal coupled to the second terminal of a
APPLICATION respective one of the first varactors, a second terminal and respective one of the first varactors, a second terminal and
a control terminal. One of the second inductors is coupled This application is a continuation-in-part of U.S. patent between the control terminal of the first transistor and the ule is coupled to the second terminals of the first and second transistors , is configured for source degeneration of the first FIELD and second transistors, and cooperates with the first and second transistors and the second inductors to form a The disclosure relates to a voltage-controlled oscillator, ¹⁵ negative equivalent capacitance seen into the cross-con-
and more particularly to a voltage-controlled oscillator nected pair from the first terminal of each second transistors. A first oscillatory signal is provided at the first terminal of the first transistor, and a second oscillatory $\begin{array}{r}\n\text{BACKGROUND} \\
\text{signal is provided at the first terminal of the second tran-} \\
\text{20} \quad \text{sistor.} \\
\end{array}$

FIG. 1 is a schematic circuit diagram illustrating a conventional voltage-controlled oscillator;

FIG. 2 is a schematic circuit diagram illustrating an embodiment of a voltage-controlled oscillator according to

equivalent circuit model of the embodiment seen into drain
terminals of a first transistor and a second transistor of the

VCO.

However, the operating frequency and the adjustable model; and model in the equivalent circuit However, the operating frequency and the adjustable model; and

cient output voltage swing, resulting in higher power con-

So should be noted that like elements are denoted by the same

So should be noted that like elements are denoted by the same should be noted that like elements are denoted by the same reference numerals throughout the disclosure, and that the SUMMARY reference numerals used for the elements may also be used to represent property values of the elements, such as a

frolled oscillator (VCO) according to this disclosure is
According to the disclosure, the voltage-controlled oscil-
shown to include two first inductors (L_a) , two varactors (C_a) , According to the disclosure, the voltage-controlled oscil-
lator include two first inductors (C_a) ,
lator includes two first inductors, two first varactors, a
cross-connected pair that includes a first transistor, a secon

first bias voltage (V_T) , a second terminal coupled to a terminal of a respective one of the first inductors , and a second terminal of a respective one of the first inductors (L_d), and a capacitance associated with a magnitude of the output impedance of a load (e.g., a measuring instrument, first bias voltage (V_T). The capacitances of the varactors not shown), which is generally 50 ohms.
(

second terminal of one of the varactors (C_d) and serving as second harmonic of the oscillating signal (usually denoted as a first output terminal 3, a second terminal and a control $\lambda/4$ ($(\partial/2f_0)$). Accordingly, the s a first output terminal 3, a second terminal, and a control terminal.

One of the second inductors (L_g) is coupled between the the first voltage.

control terminal of the first transistor (M_1) and the first The DC blocking capacitor (C_1) is coupled between the terminal of the second tra terminal of the second transistor (M_2) , which is the second oscillating signal source node 2 and the output terminal 62
output terminal 4. The other one of the second inductors (L_2) 20 for blocking the DC component an output terminal 4. The other one of the second inductors (L_g) 20 for blocking the DC component and allowing passage of the is coupled between the control terminal of the second alternating current (AC) component only. transistor (M_2) and the first terminal of the first transistor
(M_1), which is the first output terminal 3. Accordingly, the input terminal 71 coupled to a respective one of the first and
first transistor (M_1), th

second inductors (L_g) form a cross-connected pair.
The reversely tunable LC source degeneration module 5 is coupled between the second terminals of the first and respective one of a first amplified oscillatory signal, which second transistors (M_1, M_2) and ground, and includes two serves as a first output signal (V_{o_1}) , a second transistors (M_1, M_2) and ground, and includes two serves as a first output signal (V_{o_1}) , and a second amplified source inductors (L_s) and two source variators (C_s) for oscillatory signal, which serves as a s source inductors (L_s) and two source varactors (C_s) for oscillatory signal, which serves as a second output signal source degeneration of the first and second transistors $(M_1, 30 \ (V_{o2})$, is outputted.

second terminal of the first transistor (M_1) and a reference capacitor (C_2) , a high-frequency blocking inductor (L_1) and node (e.g., ground). The other one of the source inductors a second DC blocking capacitor $(C_3$ (L_s) is coupled between the second terminal of the second 35

transistor (M_2) and the reference node. ance of a load (e.g., a measuring instrument, not shown),
In such architecture, this embodiment of VCO may gen-
erate at the common node of the first inductors (L_d) an The ampl the common node of the first inductors (L_d) serves as an coupled to the amplifier input terminal 71, and receiving a oscillating signal source node. In addition, this embodiment third voltage (V_G) that causes the amplif of VCO may also generate a first oscillatory signal and a to operate in a saturation region.
Second oscillatory signal respectively at the first and second In this embodiment, the first, second and control terminals second oscillatory signal respectively at the first and second In this embodiment, the first, second and control terminals output terminals 3, 4, and the first and second oscillatory 45 of each amplifier transistor (M_3)

output terminals 3, 4, and the first and second oscillatory 45 of each amplifier transistor (M_3) are respectively drain, signals form a differential signal pair in this embodiment.
The source and gate terminals thereof. a first terminal of each source varactor (C_s) is coupled and the control terminal of the amplifier transistor (M_3) and the which receives a second bias voltage (V_{T_2}) . Each source amplifier input terminal 71 for bloc varactor (C_s) further has a second terminal coupled to the 50 and allowing passage of the AC component only.
second terminal of a respective one of the first and second
The high-frequency blocking inductor (L_1) has a f magnitude of the second bias voltage (V_{T2}). The capaci-
tances of the source varactors (C_s) may be changed by amplifier transistor (M_3), thereby blocking the AC compo-

source node 2 for receiving the oscillating signal therefrom, and to a first direct-current (DC) voltage source (V_{DD}) to
receive a first voltage for provision to the oscillating signal
source node 2, and outputs an oscillatory output signal component and allowing passage of the A

power terminal 61 coupled to the first DC voltage source and reduce complexity of calculation, a portion of the circuit (V_{DD}) , an output terminal 62, a transmission line (Z), a DC 65 is omitted in FIGS. 3 and 4. FIG. 3 s (V_{DD}) , an output terminal 62, a transmission line (Z), a DC 65 is omitted in FIGS. 3 and 4. FIG. 3 shows a small signal blocking capacitor (C₁), and a by-pass capacitor (C_p). It is equivalent circuit model of the fir

The first transistor (M_1) has a first terminal coupled to the $\frac{5}{10}$ an impedance associated with one-quarter wavelength of a cond terminal of one of the variations (C) and serving as second harmonic of the oscillat lating signal that has a frequency of $2f_0$ is not transmitted toward the left direction (i.e., toward the power terminal 61), The second transistor (M_2) has a first terminal coupled to toward the left direction (i.e., toward the power terminal 61), the second terminal of the other one of the varactors (C_d) and 10 and is only transmitted towar Excession estimated of the other best in the value of ϵ of ϵ and
a control terminal 4, a second terminal, and
a control terminal. Figure 3 a second output signal (V_{out}). On the other hand, other harmonics of
control terminal.
In this embodiment, the first, second and control terminals
 $A f_{out}$ at a may be transmitted toward the left direction

In this emocument, the first, second and control terminals
of each of the first and second transistors (M_1, M_2) are 15
respectively drain, source and gate terminals thereof.
One of the second inductors (L_2) is coupl

second output terminals 3, 4 for receiving therefrom and 25 amplifying a respective one of the first and second oscillatory signals, and an amplifier output terminal 72 at which a

 S_n).
One of the source inductors (L_s) is coupled between the 7 includes an amplifier transistor (M_3), a first DC blocking a second DC blocking capacitor (C_3). It is noted that each of resistors (R_2) shown in FIG. 2 represents an output imped-

third voltage (V_G) that causes the amplifier transistor (M_3) to operate in a saturation region.

amplifier input terminal 71 for blocking the DC component

terminal coupled to the second voltage source (V_{DD2}), and a second terminal coupled to the first terminal of the

tances of the source varactors (C_s) may be changed by amplifier transistor (M_3) , thereby blocking the AC compo-
adjusting a magnitude of the second bias voltage (V_{T_2}) . 55 nent and allowing passage of the DC componen

lating signal. detail thereof is not described herein for the sake of brevity.
In this embodiment, the push-push circuit 6 includes a
power terminal 61 coupled to the first DC voltage source and reduce complexity of calcul varactor (C_d) , the second inductor (L_g) , the first transistor

 (M_1) and the second transistor (M_2) . FIG. 4 shows a small signal equivalent circuit model of a single-side circuit (the side of the first transistor (M_1)) shown in FIG. 3 at resonance, where R_d represents a parasitic resistance of the first inductor (L_d) and the varactor (C_d) . In the small signal equivalent circuit model, the first terminals of the first inductors (L_d) and the varactors (C_d) may be deemed to be virtually grounded. The corresponding first inductor (L_d) and varactor (C_d) may be characterized as an open circuit at resonance $(j\omega L_d=1/j\omega C_d)$, where ω is a resonant frequency of the corresponding first inductor (L_d) and varactor (C_d) , and
are thus omitted in FIG. 4.
In FIG. 4, the voltage gain (G_1) of the single-side circuit

may be derived as follows:

$$
V_{gs1} = \frac{1/j\omega C_{gs1}}{1/j\omega C_{gs1} + j\omega L_g} v_i = \frac{1}{1 - \omega^2 L_g C_{gs1}} v_i
$$
 (1)

$$
v_o = -g_m V_{gs1} R_d = \frac{-g_m R_d}{1 - \omega^2 L_g C_{gs1}} v_i
$$
 (2)

$$
G_1 = \frac{v_o}{v_i} = \frac{-g_m R_d}{1 - \omega^2 L_g C_{gs1}} = G_2
$$
\n(3)

In the above, V_{gs1} represents a gate-source voltage of the ²⁵ ω_T \gg ω_2 , equations (5), (6) may be simplified as: first transistor (M_1) , C_{gs1} represents a gate-source capacitance of the first transistor (M_1) , V_i , \overline{V}_o are respectively assumed equivalent input and output voltages, g_m represents a transconductance of the first transistor (M_1) , G_2 represents
a voltage gain of the single-side circuit of the second 30 a voltage gain of the single-side circuit of the second transistor (M_2). As shown below, the total gain (G) of the entire circuit is a product of the gains (G_1, G_2) of both sides of the circuit:

$$
G = G_1 \cdot G_2 = \frac{g_m^2 R_d^2}{(1 - \omega^2 L_g C_{gs1})^2}
$$
 (4)

According to equation (4), in absence of the second μ_2 is reduced when C_s
inductors (L_g), the total gain (G) will be $g_m^2 R_d^2$. The
addition of the second inductors (L_g) can increase the total
addition of the s gain (G) \geq 1. When the total gain (G) of the circuit has been
determined, the addition of the second inductors (L_g) may $45 \left(C_{EQ} \right)$ may result in a smaller total capacitance (C) (i.e., an
reduce the requivalent for reduce the requirement for the transconductance (g_m) of equivalent capacitance of the variation (C_d) and the equiva-
each of the first and second transitors (M, M) resulting in each of the first and second transistors (M_1, M_2) resulting in lead to higher operation frequency (f_0) of the VCO

circuit model seen into the drain terminals of the first and $\frac{30 \text{ m}}{\text{capacitance (C)}}$ of the LC resonant structure:

An equivalent capacitance (C_{EO}) and an equivalent resistance (R_{EO}) seen into the cross-connected pair from the first terminal of each of the first and second transistors (M_1, M_2) (that is, the common node of the gate terminal of the first 55) transistor (M_1) and the drain terminal of the second transistor (M_2) or the common node of the gate terminal of the

$$
R_{EQ}=\frac{2}{-g_m}\cdot\frac{1+{{\left(\frac{\omega}{\omega_T}\right)}^2}{{\left(1+\frac{C_s}{C_{gs}}\right)}^2}-2{{\left(\frac{\omega_1}{\omega_2}\right)}^2}{{\left(1+\frac{C_s}{C_{gs}}\right)}+\frac{\omega_1^4}{\omega^2\omega_T^2}}}{({\frac{\omega}{\omega_T})}^2\frac{C_s}{C_{gs}^2}{\left(2+\frac{C_s}{C_{gs}}\right)}-2{{\left(\frac{\omega_1}{\omega_T}\right)}^2}{{\left(1+\frac{C_s}{C_{gs}}\right)}+\frac{\omega_1^4}{\omega^2\omega_T^2}}
$$
(5)

6

- continued

$$
C_{EQ}=\frac{C_s}{2}\cdot\frac{\frac{\omega_2^2}{\omega^2}+\frac{\omega_1^2}{\omega_7^2}\frac{\omega_2^2}{\omega^2}+\frac{\omega^2}{\omega_7^2}\bigg(1+\frac{C_s}{C_{gs}}\bigg)-\frac{\omega_1^2}{\omega_7^2}-\frac{\omega_2^2}{\omega_7^2}\bigg(1+\frac{C_s}{C_{gs}}\bigg)-1}{\frac{\omega_1^4}{\omega^2\omega_7^2}+\frac{\omega^2}{\omega_7^2}\bigg(1+\frac{C_s}{C_{gs}}\bigg)^2-\frac{2\frac{\omega_1^2}{\omega_7}\bigg(1+\frac{C_s}{C_{gs}}\bigg)+1}{\omega_7^2}\bigg)}
$$
(6)

where
$$
\omega = 1/\sqrt{L_d C_d}
$$
, $\omega_1 = 1/\sqrt{L_s C_{gs}}$, $\omega_2 = 1/\sqrt{L_s C_s}$, $\omega_T = g_m/C_{gs}$,

$$
C'_{gs} = \frac{C_{gs}}{(1 - \omega_0^2 L_g C_{gs})},
$$

¹⁵ C_{gs} is a gate-source capacitance of each of the first and
(1) second transistors (M_1, M_2) , ω_0 is a frequency of each of the second transistors (M_1, M_2) , ω_0 is a frequency of each of the first and second oscillatory signals, ω is a resonant frequency of the first inductor (L_d) and the varactor (C_d) , ω_1 is a
resonant frequency of the source inductor (L_s) and the
20 gate source engagitaries (C_s) of the corresponding transition gate-source capacitance (C_{gs}) of the corresponding transistor (M_1, M_2) , ω_2 is a resonant frequency of the source inductor (L_s) and the corresponding source capacitor (C_s) , ω_T is a current-gain cut-off frequency of each of the first transistor (M_1) and the second transistor (M_2). When ω_T > ∞ ₁ and ω_T > ∞ ₂, equations (5), (6) may be simplified as:

its
\n
$$
R_{EQ} = \frac{2}{-g_m} \cdot \frac{1 + \left(\frac{\omega}{\omega_T}\right)^2 \left(1 + \frac{C_s}{C_{gs}}\right)^2}{\left(\frac{\omega}{\omega_T}\right)^2 \frac{C_s}{C_{gs}} \left(2 + \frac{C_s}{C_{gs}}\right)}
$$
\nes
\n
$$
C_{EQ} = \frac{C_s}{2} \cdot \frac{\frac{\omega^2}{\omega_T^2} \left(1 + \frac{C_s}{C_{gs}}\right) - 1}{\frac{\omega^2}{\omega_T^2} \left(1 + \frac{C_s}{C_{gs}}\right)^2 + 1}
$$
\n(4)

\n(4)

 (C_{EQ}) .
In the VCO, since the corresponding first inductor (L_d) ,

merican frequency (f_0) of the VCO is deter-
Referring to FIGS . 2, 5 and 6, FIG. 5 shows an equivalent because the operating frequency (f_0) of the VCO is deter-
Referring to FIGS . 2, 5 and 6, FIG . 5 shows an equiv

$$
f_o = \frac{1}{2\pi\sqrt{L_d(C_d + 2C_{EQ} + C_{other})}}
$$
\n
$$
(9)
$$

second transistor (M_2) and the drain terminal of the first where C_{other} represents an equivalent capacitance of source-
transistor (M_1) may be derived as follows: transistor (M_1) may be derived as follows:

⁶⁰ transistor (M_2) and a capacitance seen into the third transition sistor (M_3) from the corresponding one of the first output terminal 3 and the second output terminal 4. According to equations (6) and (9) , in some embodiments, the inductors (L_g, L_s) , the capacitor (C_s) and dimensions (e.g., channel 65 widths) of the transistors (M_1, M_2) which are associated with the transconductance (g_m) and the gate-source capacitance (C_{ex}) may be appropriately designed such that

$$
\left[\frac{\omega_2^2}{\omega^2} + \frac{\omega_1^2}{\omega_1^2} \frac{\omega_2^2}{\omega^2} + \frac{\omega^2}{\omega_1^2} \left(1 + \frac{C_s}{C_{gs}}\right)\right] < \left[\frac{\omega_1^2}{\omega_1^2} + \frac{\omega_2^2}{\omega_1^2} \left(1 + \frac{C_s}{C_{gs}}\right) + 1\right].
$$

becomes smaller, the varactor (C_d) occupies a relatively 10 be realized using a relatively cheaper proportion of the total capacitance (C) of the LC composition CMOS technology. larger proportion of the total capacitance (C) of the LC CMOS technology.

resonant structure Therefore, adjustment of the capacitance In summary, the embodiment of the VCO according to

of the varactor (C_d) can have a l capacitance (C), thereby resulting in a larger adjustable 1 . The reversely tunable source degeneration module 5 range of the operating frequency. 15 may contribute to reduce the equivalent capacitance (C_{EQ})

$$
L(\Delta f) = 10\log\left\{ \left[1 + \left(\frac{f_o}{2\Delta fQ}\right)^2 \right] \left(1 + \frac{f_c}{\Delta f} \right) \frac{FKT}{2P_{ov}} + \frac{2kTRK_{VCO}^2}{(\Delta f)^2} \right\} \tag{10}
$$

a frequency offset from a carrier frequency (f_0) is Δf , f_c 25 reduce the requirement for the transconductance (g_m) of represents a flicker noise corner frequency (unit: Hz), Q each of the first and second transi represents a flicker noise corner frequency (unit: Hz), Q each of the first and second transistors (M_1, M_2) , resulting in represents a loaded quality factor, F represents a noise factor, lower power consumption. k is the Boltzmann constant (unit: J/K), T represents a 3. The first inductors (L_d) and the source inductors (L_s) temperature (unit: K), P_{av} represents an average power at the are added so that a DC voltage drop betw temperature (unit: K), P_{av} represents an average power at the output of the VCO, R represents an equivalent noise resis- 30 signal source node 2 and ground may be omitted, thereby tance of each source varactor (C_s) , and K_{vco} represents an significantly reducing the supply voltage required by the

may be reduced by reducing the oscillator voltage gain 4. The reversely tunable source degeneration module 5 (K_{wo}). When the inductors (L_s) have been determined, the 35 may contribute to reduce the phase noise (L (K_{vco}). When the inductors (L_s) have been determined, the 35 oscillator voltage gain (K_{vco}) is a ratio dC/dV of the source oscillator voltage gain ($K_{\nu\infty}$) is a ratio dC/dV of the source ing the oscillator voltage gain ($K_{\nu\infty}$) by changing the second varactor (C_s), which means that it is better to bias the source bias voltage (V_{T2 varactor (C_s), which means that it is better to bias the source bias voltage (V_{T2}) to adjust K_{vco} mode in which the source varactors (C_s) in a low K_{vco} mode rather than a high K_{vco} varactors (C_s) are bi mode, thereby obtaining better phase noise (L(Δf)). Biasing 5. The push-push circuit 6 may contribute to provide
in the K_{vco} mode refers to biasing at a voltage-frequency 40 outputs with two different frequencies, th conversion mode, wherein the low $K_{\nu\infty}$ mode refers to a dual-band output.

configuration corresponding to a C-V curve with a low While the disclosure has been described in connection

steepness slope the high $K_{\nu\in$ steepness slope the high $K_{\nu \circ \sigma}$ mode refers to a configuration corresponding to a C-V curve with a high steepness slope, and the slope of the C-V curve refers to a ratio (dC/dV) of 45 each source variator (C_s).

transistor (M_1) and the second transistor (M_2) can form the equivalent arrangements.
oscillating signal with a carrier frequency 50 What is claimed is:

$$
f_o = \frac{1}{2\pi\sqrt{L_d(C_d + 2C_{EQ} + C_{other})}}
$$

55

the transmission line (*Z*) has an impedance of $\lambda/4$ (ω 2f₀), inductors, and a capacitance the transmission line (*Z*) serves as an open circuit when a tude of the first bias voltage; the transmission line (*Z*) serves as an open circuit when a tude of the first bias voltage;
signal transmitted thereon has a frequency of $2f_0$, and has a 60 a cross-connected pair including: signal transmitted thereon has a frequency of $2f_0$, and has a 60 a cross-connected pair including:
relatively low impedance with respect to the other high-
a first transistor and a second transistor, each having a relatively low impedance with respect to the other high-
harmonic frequencies. Accordingly, only the oscillatory out-
first terminal coupled to said second terminal of a harmonic frequencies. Accordingly, only the oscillatory output signal (V_{out}) with the frequency of $2f_0$ (i.e., 60 GHz for respective one of said first varactors, a second ter-
this embodiment) may be provided at the output terminal 62. minal and a control terminal; and this embodiment) may be provided at the output terminal 62. minal and a control terminal; and
By virtue of the push-push circuit 6, the signals that respec- 65 two second inductors, one of which is coupled between By virtue of the push-push circuit 6, the signals that respec- $\frac{65}{10}$ two second inductors, one of which is coupled between tively have the two frequencies of f_0 and $2f_0$ may be said control terminal of said fir tively have the two frequencies of f_0 and $2f_0$ may be outputted at the same time.

FIG. 7 shows comparison between the equivalent capacitances (C_{EQ}) of the embodiment and a conventional VCO which does not include the inductors (L_g, L_s) and the varactors (C_s) of the embodiment. It can be seen from FIG. 5 7 that in a case that the equivalent capacitance (C_{EQ}) of the conventional VCO is configured to be 0.5 C_{gs} , the equivalent In this case, the numerator of equation (8) would be nega-
tive, thereby resulting in a negative equivalent capacitance
(C_{EQ}) of this embodiment is adjustable accord-
(C_{EQ}), and thus a higher operating frequency (f₀ ing to the capacitor (C_s) , and may even be adjusted to be negative. By virtue of such design, a VCO of 94 GHz may In addition, when the equivalent capacitance (C_{EQ}) negative. By virtue of such design, a VCO of 94 GHz may comes smaller, the varactor (C_A) occupies a relatively 10 be realized using a relatively cheaper process of 90

A phase noise of this embodiment may be derived using of the first and second transistors (M_1, M_2) , thereby signifi-
the Lesson's formula as follows: cantly improving upon the operating frequency and the adjustable frequency range.

2. The second inductors (L_g) at the gate terminals of the 20 first and second transistors (\tilde{M}_1, M_2) can improve the total $gain (G)$ of the circuit loop, and increase the likelihood that the oscillator satisfies the condition for oscillation: total gain (G) \geq 1. When the total gain (G) of the circuit has been where L(Δf) represents the phase noise (unit: dBc/Hz) when determined, the addition of the second inductors (L_g) may a frequency offset from a carrier frequency (f_0) is Δf , f_c 25 reduce the requirement for th

oscillator voltage gain (unit: Hz/V). entire circuit, and reducing power consumption in compari-
It is known from equation (9) that the phase noise $(L(\Delta f))$ son to conventional techniques.

understood that this disclosure is not limited to the disclosed embodiment but is intended to cover various arrangements ch source varactor (C_s) .
Referring back to FIG. 2, in this embodiment, the first pretation so as to encompass all such modifications and pretation so as to encompass all such modifications and

- 1. A voltage-controlled oscillator comprising:
two first inductors having a common node, each of said first inductors having a first terminal coupled to said common node, and a second terminal;
- two first varactors, each having a first terminal disposed
to receive a first bias voltage, a second terminal coupled at the oscillating signal source node 2 (in this embodiment, to receive a first bias voltage, a second terminal coupled
the carrier frequency (f_0) is designed to be 30 GHz). Since
the transmission line (Z) has an imped

-
- first terminal of said second transistor, and the other

35

nal of said second transistor and said first terminal of said first transistor: and

to said second terminals of said first and second tran- $\frac{5}{5}$ impedance associated with one-quarter wavelength of said first second harmonic of the oscillating signal. and second transistors and said second inductors to said push-push circuit further includes:
form a negative equivalent capacitance seen into said an output terminal at which the oscil cross-connected pair from said first terminal of each of $\frac{10}{10}$ is outputted; said first and second transistors, a by-pass capac

- wherein a first oscillatory signal is provided at said first terminal of said first transistor, and a second oscillatory signal is provided at said first terminal of said second $_{15}$
- - ule includes:
two source inductors, one of which is disposed to
	- 30 two source varactors having a common node disposed of a first amplified oscillatory signal to receive a second bias voltage, each of said source 25 amplified oscillatory signal. common node of said source varactors, a second each of said buffer amplifier circuits includes:
terminal counted to said second terminal of a respective an amplifier output terminal at which the respective one of tive one of said first and second transistors, and a a a first amplified oscillatory signal and a secondition of the second and a second amplified oscillatory signal is outputted; and capacitance associated with a magnitude of the sec-
ond bias voltage,

the voltage-controlled oscillator further satisfying

$$
\left[\frac{\omega_2^2}{\omega^2}+\frac{\omega_1^2}{\omega_f^2}\frac{\omega_2^2}{\omega^2}+\frac{\omega^2}{\omega_f^2}\bigg(1+\frac{C_s}{C_{gs}'}\bigg)\right]<\bigg[\frac{\omega_1^2}{\omega_f^2}+\frac{\omega_2^2}{\omega_f^2}\bigg(1+\frac{C_s}{C_{gs}}\bigg)+1\bigg],
$$

 \mathcal{C}_{gs} , \mathcal{C}_{gs} , and the same start amplifier amplifier circuits further includes: where $\omega = 1/\sqrt{L_aC_a}$, $\omega_1 = 1/\sqrt{L_sC_s}$, $\omega_2 = 1/\sqrt{L_sC_s}$, $\omega_T = g_m/\sqrt{L_sC_s}$

$$
C'_{gs} = \frac{C_{gs}}{(1 - \omega_0^2 L_g C_{gs})},
$$

oscillatory signals, C_s represents a capacitance of each of said source varactors, L_d represents an inductance of each of said first inductors, C_d represents a capacitance 50 amplifier output term of each of said first variators, L_s represents an induc-
amplifier transistor. tance of each of said second inductors, g_m represents a
transconductance of each of said first and second said common node of said first inductors serves as an

2. The voltage-controlled oscillator of claim 1, wherein prising:
said common node of said first inductors serves as an a push-push circuit coupled to said oscillating signal oscillating signal source node at which an oscillating signal source node for receiving the oscillating signal there-
is provided, said voltage-controlled oscillator further com-
from, and configured to output an oscillato is provided, said voltage-controlled oscillator further com-

source node for receiving the oscillating signal the re- 9. The voltage-controlled oscillator of claim 8, wherein from, and configured to output an oscillatory output said push-push circuit includes:
signal having a frequency that is twice a frequency of a power terminal to be couplent the oscillating signal.
3. The voltage-controlled oscillator of claim 2, wherein

3. The voltage-controlled oscillator of claim 2, wherein a transmission line coupled between said power terminal said push-push circuit includes:
and said oscillating signal source node, and having an

- one of which is coupled between said control termi-

a power terminal to be coupled to a first voltage source;

and

and
- a transmission line coupled between said power terminal and said oscillating signal source node, and having an a reversely tunable source degeneration module coupled and said oscillating signal source node, and having an to said second terminals of said first and second tran- $\frac{5}{2}$ impedance associated with one-quarter waveleng

and second transistors, and cooperating with said first 4. The voltage-controlled oscillator of claim 3, wherein

- form a negative equivalent capacitance sets in output terminal at which the oscillatory output signal $\frac{10}{10}$
	- a by-pass capacitor disposed to couple the power terminal
to the reference node; and
	- a direct-current (DC) blocking capacitor coupled between said oscillating signal source node and said output

transistor, terminal terminal terminal wherein said reversely tunable source degeneration mod-
the voltage-controlled oscillator of claim 3, further comprising:

two buffer amplifier circuits, each being coupled to said couple said second terminal of said first transistor to $_{20}$ first terminal of the respective one of said first and a reference node, and the other one of which is second transistors for receiving therefrom and ampli-
disposed to couple said second terminal of said fying a respective one of the first and second oscillatory
second transi signals, and being configured to output a respective one
of a first amplified oscillatory signal and a second

varactors having a first terminal coupled to said $\frac{6}{2}$. The voltage-controlled oscillator of claim 5, wherein common node of said source varactors, a second each of said buffer amplifier circuits includes:

- terminal coupled to said second terminal of a respective one of said second terminal of a respective one of said first amplitude one of said first and second transistors and a
	- an amplifier transistor having a first terminal that is to be coupled to a second voltage source and that is coupled to said amplifier output terminal, a second terminal, and a control terminal that is coupled to said first terminal and that is disposed to receive a third voltage that causes said amplifier transistor to operate in a satura-

tion region.
T. The voltage-controlled oscillator of claim 6, wherein
40 each of said buffer amplifier circuits further includes:

- a first direct-current (DC) blocking capacitor coupled between said control terminal of said amplifier transis tor and said first terminal of the respective one of said first and second transistors;
- 45 a high frequency blocking inductor having a first terminal to be coupled to the second voltage source, and a ω_0 represents a frequency of each of the first and second second terminal coupled to said first terminal of said oscillatory signals, C_s represents a capacitance of each amplifier transistor; and
	- a second DC blocking capacitor coupled between said amplifier output terminal and said first terminal of said

transconductance of each of said first and second said common node of said first inductors serves as an transistors, and $C_{\rm ex}$ represents a gate-source capaci-
oscillating signal source node at which an oscillating sig rransistors, and C_{gs} represents a gate-source capaci-
tance of each of said first and second transistors. 55 is provided, said voltage-controlled oscillator further com-

is provided provided to said oscillating signal of the oscillating signal.

In our push-push circuit coupled to said oscillating signal the oscillating signal.

- a power terminal to be coupled to a first voltage source; and
- and said oscillating signal source node, and having an

impedance associated with one-quarter wavelength of a second harmonic of the oscillating signal.
10. The voltage-controlled oscillator of claim 9, wherein

said push-push circuit further includes:

- an output terminal at which the oscillatory output signal 5 is outputted:
- a by-pass capacitor disposed to couple the power terminal to the reference node; and
- a direct-current (DC) blocking capacitor coupled between said oscillating signal source node and said output $_{10}$ terminal
- 11. The voltage-controlled oscillator of claim 9, further comprising:
	- two buffer amplifier circuits, each being coupled to said first terminal of the respective one of said first and second transistors for receiving therefrom and ampli-¹⁵ fying a respective one of the first and second oscillatory
signals, and being configured to output a respective one
of a first amplified oscillatory signal and a second amplified oscillatory signal.
 12. The voltage-controlled oscillator of claim 11, wherein 20

each of said buffer amplifier circuits includes :

an amplifier output terminal at which the respective one of fied oscillatory signal is outputted; and

an amplifier transistor having a first terminal that is to be coupled to a second voltage source and that is coupled to said amplifier output terminal, a second terminal, and a control terminal that is coupled to said first terminal and that is disposed to receive a third voltage that causes said amplifier transistor to operate in a satura tion region.

13. The voltage-controlled oscillator of claim 12, wherein

each of said buffer amplifier circuits further includes:

- a first direct-current (DC) blocking capacitor coupled between said control terminal of said amplifier transis tor and said first terminal of the respective one of said first and second transistors;
- a high-frequency blocking inductor having a first terminal to be coupled to the second voltage source, and a second terminal coupled to said first terminal of said amplifier transistor; and
- a second DC blocking capacitor coupled between said amplifier output terminal and said first terminal of said amplifier transistor.
	- \star \ast \ast