

US009582462B2

# (12) United States Patent

# Morris

## (54) COMPUTER SYSTEM AND METHOD FOR SHARING COMPUTER MEMORY

- (75) Inventor: Terrel Morris, Garland, TX (US)
- (73) Assignee: Hewlett Packard Enterprise Development LP, Houston, TX (US)
- (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 218 days.
- (21) Appl. No.: 13/813,254
- (22) PCT Filed: Jul. 30, 2010
- (86) PCT No.: PCT/US2010/043942
  § 371 (c)(1),
  (2), (4) Date: Jan. 30, 2013
- (87) PCT Pub. No.: WO2012/015432PCT Pub. Date: Feb. 2, 2012

## (65) **Prior Publication Data**

US 2013/0132506 A1 May 23, 2013

- (51) Int. Cl. *G06F 15/173* (2006.01) *G06F 13/16* (2006.01)
- (52) U.S. Cl. CPC .... *G06F 15/17331* (2013.01); *G06F 13/1652* (2013.01)
- (58) Field of Classification Search CPC ...... H04L 12/2858; H04L 12/2859; H04L 12/2869

# (10) Patent No.: US 9,582,462 B2

## (45) **Date of Patent:** Feb. 28, 2017

#### (56) **References Cited**

#### **U.S. PATENT DOCUMENTS**

6,567,963 B1*	¢ 5/2003	Trezza G02B 6/43 716/118		
7,149,855 B2 7,966,455 B2				
2001/0043398 A1*	* 11/2001	711/128 Baer B29C 47/065		
2001/0047512 A1				
(Continued)				

#### FOREIGN PATENT DOCUMENTS

CN	1496511 A	5/2004	
KR	10-0347527	8/2002	
	(Cor	(Continued)	

#### OTHER PUBLICATIONS

International Search Report, dated Apr. 29, 2011, PCT Application No. PCT/US2010/043942, filed Jul. 30, 2010. (Continued)

Primary Examiner — Backhean Tiv


(74) Attorney, Agent, or Firm — Dierker & Associates,

P.C.

## (57) **ABSTRACT**

A computer system has a plurality of computer servers, each including at least one central processing unit (CPU). A memory appliance is spaced remotely from the plurality of computer servers. The memory appliance includes random access memory (RAM). A photonic CPU link is operatively attached to the at least one CPU. An optical-electrical converter is operatively attached to the photonic CPU link. An electronic circuit switch is operatively attached to the optical-electrical converter and the memory appliance. An allocated portion of the RAM is addressable by a predetermined CPU selected from the plurality of computer servers.

#### 13 Claims, 9 Drawing Sheets



## (56) **References Cited**

## U.S. PATENT DOCUMENTS

2002/0138701 A1	9/2002	Suzuoki et al.
2004/0264112 A1*	12/2004	Koehler H05K 7/1457
		361/600
2006/0253561 A1*	* 11/2006	Holmeide et al 709/223
2007/0147846 A1*	6/2007	Epitaux H04J 14/02
		398/141
2007/0159682 A1*	* 7/2007	Tanaka H04Q 11/0005
		359/320
2007/0268926 A1	11/2007	Nakagawa et al.
2008/0222351 A1*	* 9/2008	Verdiell G06F 13/4234
		711/104
2009/0228635 A1*	s 9/2009	Borkenhagen 711/103
2009/0296719 A1	12/2009	Maier et al.
2010/0070673 A1*	* 3/2010	Jung G06F 13/4045
		710/313
2010/0088474 A1	4/2010	Agesen
2010/0138534 A1	6/2010	Mutnuru et al.
2010/0325329 A1*	* 12/2010	Sakai 710/269

2011/0072204 A1*	3/2011	Chang G06F 12/0284
2012/0122505 41*	5/2012	711/103 Morris
2013/0132303 AT	5/2015	709/216
2013/0132506 A1*	5/2013	Morris G06F 13/1652
2012/0122597 41*	5/2012	709/216 Morris
2013/013238/ Al*	5/2015	709/226


## FOREIGN PATENT DOCUMENTS


TW	200910097 A	3/2009
WO	WO-2010002411	1/2010


# OTHER PUBLICATIONS


Katayama, Y. et al. "Optical interconnect opportunities for future server memory systems." High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on. IEEE, 2007.


\* cited by examiner




























lFig-9

















30

35

65

#### COMPUTER SYSTEM AND METHOD FOR SHARING COMPUTER MEMORY

### BACKGROUND

The present disclosure relates generally to connection of memory appliances for computer systems.

## BRIEF DESCRIPTION OF THE DRAWINGS

Features and advantages of embodiments of the present <sup>10</sup> disclosure will become apparent by reference to the following detailed description and drawings, in which like reference numerals correspond to similar, though perhaps not identical, components. For the sake of brevity, reference numerals or features having a previously described function <sup>15</sup> may or may not be described in connection with other drawings in which they appear.

FIG. 1 is a schematic representation of a computer system according to an embodiment of the present disclosure;

FIG. **2** is a schematic representation of embodiments of <sup>20</sup> additional aspects of the embodiment of the computer system shown in FIG. **1**;

FIG. **3** is a schematic representation of another embodiment of a computer system according to the present disclosure;

FIG. **4** is a schematic representation of an embodiment of <sup>25</sup> a memory appliance according to an embodiment of the present disclosure;

FIG. **5** is a schematic representation of an embodiment of a link-attached memory domain according to an embodiment of the present disclosure;

FIG. 6 is a schematic representation of an embodiment of a communications path from CPU to RAM according to an embodiment of the disclosure; and

FIG. 7 is a schematic process flow diagram of embodiments of the method of the present disclosure;

FIG. **8** is a schematic representation of an electronic circuit switch according to an embodiment of the present disclosure;

FIG. **9** is a schematic representation of an embodiment of an electronic circuit switch connecting servers and memory <sup>40</sup> according to an embodiment of the present disclosure;

FIG. **10** is a high-level functional block schematic of an embodiment of an integrated circuit chip according to an embodiment of the present disclosure;

FIG. **11** is a schematic representation of an embodiment <sup>45</sup> of an electronic circuit switch configuration for the embodiment shown in FIG. **9**;

FIG. **12** is a schematic diagram showing an embodiment of electronic circuit switch settings for the embodiment of the electronic circuit switch configuration shown in FIG. **11**; <sup>50</sup>

FIG. **13** is a schematic representation of an embodiment of an electronic circuit switch configuration for the embodiment shown in FIG. **9**;

FIG. **14** is a schematic diagram showing an embodiment of electronic circuit switch settings for the embodiment of <sup>55</sup> the electronic circuit switch configuration shown in FIG. **13**;

FIG. **15** is a schematic representation of an embodiment of an electronic circuit switch configuration for the embodiment shown in FIG. **9**; and

FIG. **16** is a schematic diagram showing an embodiment <sup>60</sup> of electronic circuit switch settings for the embodiment of the electronic circuit switch configuration shown in FIG. **15**.

#### DETAILED DESCRIPTION

A typical central processing unit (CPU) in a computer system may logically address many times the number of memory locations than it can physically control. For example, many CPUs can logically address between 2 TB (2000 GB) and 4 TB (4000 GB) of memory, but can only physically control 128 GB. The fundamental constraints on the number of memory locations are the input/output (I/O) pin count and the power required to directly sustain multiple Double Data Rate (DDR) busses from a single CPU. Stateof-the-art CPUs limit their glueless (not using a secondary switching/coherency connectivity hierarchy) connectivity to a domain of 8 processors, and each processor can only control an extreme subset of what it can address. Thus, using processors as memory controllers may be a relatively expensive means for both addressing and controlling a large amount of memory.

Symmetric MultiProcessing (SMP) is a computer system architecture in which a plurality of CPUs shares the same memory. SMP systems provide scalability. As business increases, additional CPUs can be added to absorb the increased transaction volume. The number of CPUs in SMP systems may range from at least two to more than 32 CPUs.

SMP architectures allow large amounts of memory to be addressed by each CPU by conjoining many CPUs with a proprietary switching fabric employing a consistent memory coherency scheme over the entire complex. This solution is 1) relatively complex, 2) expensive, 3) adds significant latency, and 4) is not well suited to certain applications, including searching.

DDR expansion schemes have also been used to increase memory available to CPUs. An example of a DDR expansion scheme includes Load Reduced Dual In-line Memory Modules (LRDIMMs). LRDIMMs may increase overall server system memory capacity and speed using a memory buffer chip or chips as opposed to a register. The LRDIMM solutions typically increase the controllable amount of memory by single-digit factors, while creating high-power custom DIMMs that may be expensive relative to the value provided.

Another DDR expansion scheme includes chipsets that expand the amount of memory that can be controlled by an existing memory controller. The chipset solutions stretch DDR timing to limits, add power, and do not provide extreme levels of scaling in terms of memory radius. As used herein, the term "memory radius" means an amount of memory that can be attached to a particular entity. Scaling using the chipset solution is limited by the amount of memory that can be packaged with a required proximity to the memory controller.

A drawback of the DDR expansion schemes outlined above is that they cannot be configured for one ratio, and then changed to another ratio at a subsequent configuration event.

Another solution for memory expansion is to build a mainframe computer. Mainframe computers run multiple users and multiple jobs, and can allocate memory based upon needs. A drawback of mainframe computers is that they are generally expensive, and the total size of the memory expansion is limited.

I/O connected memory may be used as a memory expansion technique. I/O connected memory is expansion memory that connects to servers via software calls to I/O. However, high latency associated with software calls to I/O generally limits the value of I/O connected memory as a solution for memory expansion.

A link-based memory expansion approach uses CPU links to electronically or photonically connect a server to remote memory. However, the connection is point-to-point; thus the link-based memory expansion connects one processor to one memory unit. Link-based memory expansion does not address flexibly sharing a pool of memory resources between multiple servers.

A link-based memory expansion with an electronic packet switch approach overcomes the limitations of the point-topoint network by adding an electronic packet switch. However, a packet switch typically adds tens of nanoseconds of latency and consumes significant power. The high-speed link must be slowed and re-clocked to match the core frequency of the switch, routed, then re-clocked to the 10 high-speed output path. A hierarchy of these switches adds hundreds of nanoseconds of latency, as sequential hops penalize performance.

A computer system with a photonically-attached memory expansion appliance is disclosed herein. Embodiments of 15 the computer system provide the ability to change which memory domains are available to which servers at a configuration event. The system uses a native CPU link to a remote node, and allows adding nodes within the limits of the CPU architecture. The memory that can be attached per 20 node is not fundamentally constrained as described above with memory attached to CPUs, since the CPU links can be allocated to serve many more memory busses per node than per processor. Thus, large amounts of memory may be allocated to a memory intensive process on a CPU for an 25 application (for example, searching a large database), while an application that requires less memory will have an appropriate amount allocated to it on an other CPU (for example, word processing). On a different occasion, different amounts of memory may be allocated to the CPU and the 30 other CPU. Reconfiguring the memory allocated to a CPU from a pool of memory may be an efficient use of memory.

In contrast, other computer systems may permanently allocate a large amount of memory to each CPU to provide capability to perform memory intensive operations when 35 required, but much of the memory would be under-used during operations that do not require much memory. Costs associated with procurement of the additional memory and power consumption incurred by unused memory are inefficiencies that may be overcome with embodiments of the 40 present disclosure.

Embodiments of the computer system of the present disclosure enable the use of relatively inexpensive, industrystandard servers. The configurable memory resource pool can be allocated to meet customer and application needs. 45 The disclosed computer system may be particularly useful for search applications and cloud architectures.

Referring now to FIG. 1, an embodiment of a computer system 100 is depicted. The computer system includes a server rack 140 and a memory rack 145 having a photonic 50 interconnection 150 therebetween. The server rack 140 includes a plurality of computer servers 105 operatively disposed in the server rack 140. The memory rack 145 includes one or more memory appliances 130. Although FIG. 1 depicts a multi-rack embodiment of the present 55 disclosure, it is to be understood that the memory appliance 130 and computer servers 105 may be housed within the same rack (not shown).

FIG. 2 shows further aspects of the embodiment of the computer system 100 depicted in FIG. 1. Each computer 60 server 105 includes at least one central processing unit (CPU) 110 operatively disposed therein. A memory appliance 130 is spaced remotely from the plurality of computer servers 105 and includes a converter 135, an electronic circuit switch 155, and a link-attached memory domain 180 65 operatively disposed therein. It is to be understood that an electronic circuit switch 155 may also be known as an

4

electronic fall-through switch. The link-attached memory domain 180 includes random access memory (RAM) 170 and an integrated circuit chip 182 that is configured to function as a memory controller 160 and as a CPU-link-to-DDR communications chip 162 operatively disposed in the memory appliance 130. At least one photonic interconnection 150 connects the plurality of computer servers 105 and the memory appliance 130. A converter 135 may be operatively disposed between the CPU and the photonic interconnection 150 to facilitate bidirectional communication between the CPU 105 (that communicates electronically) and the photonic interconnection 150. Further, although FIG. 2 does not show this configuration, it is to be understood that two or more photonic interconnections 150 may connect each CPU 110 to the memory appliance 130 for bandwidth, redundancy, and latency considerations.

In an embodiment, an allocated portion of the RAM **170** is addressable by a predetermined CPU **110** selected from the plurality of CPUs **110** disposed in the plurality of computer servers **105** during a configuration event. The selected CPU **110** may be selected based on many factors, e.g., the programs that need to be executed in the computer, database size, the size of the calculation task, etc. For example, a CPU **110** may be allocated a large portion of RAM **170** to search large databases. In another example, a maximum allocated portion of the RAM **170** addressable by the predetermined CPU **110** is about 100 percent of the RAM **170** operatively disposed in the memory appliance. In yet another example, a ratio of a maximum allocated portion of the RAM **170** to CPU cores **112** is at least about 64 GB/core in the predetermined CPU **110**.

In a further example, 90 percent of the RAM **170** may be allocated to the predetermined CPU **110**, and all of the remaining CPUs **110** combined may be allocated a remaining 10 percent of the RAM **170** until a subsequent configuration event. At the subsequent configuration event, an alternative predetermined CPU **110** may be allocated 30 percent of the RAM **170** operatively disposed in the memory appliance, while the remainder of the CPUs **110** is allocated 70 percent of the RAM **170** in the aggregate.

It is to be understood that all of the CPUs **110** have some level of native memory. As used herein, portions of the RAM **170** allocated during configuration events are disposed in the memory appliance **130** separate from, and in addition to the native CPU memory.

The allocated portion of the RAM **170** is established and maintained throughout operations of the computer system **100** until a subsequent configuration event. It is to be understood that establishing an allocated portion of RAM **170** means that a particular range (not shown) of memory locations in the RAM **170** are designated for the exclusive use of a particular CPU **110**, and the exclusive allocation does not change (i.e., is maintained throughout operations) until a subsequent configuration event.

A configuration event may be a boot operation, or similar event determined by the operating system, by hypervisior appliance firmware, or by other control means. Configuration events may also include, but are not limited to instantiation of virtual machines, periodic reconfiguration of the computer system **100** (e.g., for business needs on a monthly, quarterly, yearly, etc. basis), and the like, and combinations thereof.

It is to be understood that, in embodiments of the present disclosure, memory may be assigned to a CPU during any configuration events of the computer system **100**, and such assignment is not limited to during a boot or similar configuration event.

It is to be further understood that "configuration events" as used herein generally speaks to time granularity. By way of example, if Memory could be allocated on a per-instruction basis, then a configuration mechanism would react within the time expectations for an instruction in the com- 5 puter system (e.g., nanoseconds). Alternatively, if memory were to be allocated on a per-Virtual-machine instance basis, then the configuration mechanism reacts within the time of a Virtual-machine instance (e.g., microseconds to milliseconds). Configuration events contemplated as being within the purview of the present disclosure are associated with configuration mechanisms (e.g., circuit switches 155 as disclosed herein and the electronic control thereof (see reference numeral 151 in FIG. 8)) that are not as fast as the per-instruction example, but are as fast or faster than the 15 per-Virtual-machine instance example. In an embodiment, a configuration event is executed by a configuration mechanism in about 100 milliseconds or less. In an alternate embodiment, the event execution time ranges from about 50 microseconds to about 100 milliseconds. In other embodi- 20 ments, the event execution time may be less than 50 microseconds.

As also shown in FIG. **2**, the RAM **170** may be in the form of DIMMs **122**, which may be organized in a manner related to specific DDR busses. It is to be understood that other 25 forms of RAM **170** may also be used, including but not limited to memory platters, memory cards, stacked DRAM packages, phase-change memory, and memristor-based memory.

Referring now to FIG. **3**, an embodiment of a computer 30 system **100**' has a plurality of computer servers **105**' operatively connected to a memory appliance **130** via photonic interconnections **150**. In the embodiment depicted in FIG. **3**, the computer servers **105**' are dual-socket servers. It is to be understood that a dual-socket server includes two CPUs **110** 35 (CPUs not shown in FIG. **3** for clarity). It is to be further understood that other embodiments of the computer server may include more CPUs **110** than described above, and other embodiments of the computer servers **105**,**105**' than shown. For example, in an 40 embodiment, each of the plurality of servers may include more than eight CPUs. In a non-limiting example, a computer system **100**, **100**' may include 1024 CPUs.

FIG. 4 depicts the photonic interconnections 150 connecting CPU links 152 to the memory appliance 130. An 45 electronic circuit switch 155 connects the CPU links 152 to link-attached memory domains 180.

FIG. 5 shows an individual link-attached memory domain 180 including an integrated circuit (IC) chip 182. IC chip 182 is configured to function as a memory controller 160 and 50 as a CPU-link-to-DDR communications chip 162 (as shown in FIG. 2). The DIMMs 122 communicate via a DDR bus 164, thereby completing the path between the CPU 110 and RAM 170 (as seen in FIGS. 2, 4 and 5 together).

FIG. 8 schematically depicts electronic circuit switch 155 55 according to an embodiment of the present disclosure, (It is noted that FIG. 6 and FIG. 7 will be discussed hereinbelow.) As also shown in FIG. 4, a converter 135 converts a photonic CPU link signal to an electronic CPU link signal. Electronic circuit switch 155 switches interconnections 150' to connect 60 CPU links 152 with link-attached memory domains 180. As shown in FIG. 8, the electronic circuit switch 155 is electronically controlled, as schematically depicted at reference numeral 151. As such, electronic controls may be changed during configuration events, resulting in changes in connec-65 tivity between specific electronic circuit switch 155.

6

Electronic circuit switches 155 are used in telecommunications and other applications for routing of data traffic. A non-limiting example of an electronic circuit switch 155 is the VSC3144 non-blocking crossbar switch, available from Vitesse in Camarillo, Calif. Attributes of electronic circuit switches 155 include relatively slow time to switch (typically hundreds of microseconds to tens of milliseconds) but once switched, they have a very short propagation delay time (generally hundreds of picoseconds). In the embodiments herein, the electronic circuit switch 155 switches infrequently relative to the rate of data passing through the switch (when the memory configuration is changed), but once switched, the electronic circuit switch 155 provides very low-latency and high bandwidth communications. In embodiments of the present disclosure, the electronic circuit switch 155 may be configured to have a switch time from about 50 microseconds to about 100 milliseconds. In other embodiments, the switch time may be less than 50 microseconds

As mentioned above, it is to be understood that memory allocation and reallocation need not be restricted to a boot or similar configuration event, as discussed above. In embodiments of the present disclosure, memory load shifting may be accomplished as a function of changing application demand.

It is to be understood that an electronic circuit switch 155 may include an array or network of electronic circuit switches 155. For example, as used herein, an electronic circuit switch 155 may include a linear array of electronic circuit switches. In yet another example, an electronic circuit switch 155 may include a cascade of electronic circuit switches.

FIG. 6 shows a schematic view of a communications path from a CPU 110 to RAM 170 in an embodiment of the present disclosure. All the CPUs 110 include at least one CPU core 112 (shown schematically in FIG. 6). CPU 110 is connected via fanout 171 on a local bus 173 to memory modules 175 within local memory 172. A CPU link 152 is connected to a converter 135 that converts an electronic CPU link signal to a photonic CPU link signal that is carried by a photonic interconnection 150 to another converter 135 that converts the CPU link signal from a photonic CPU link signal to an electronic CPU link signal. It is to be understood that as used herein, a photonic interconnection 150 may include more than one optical path. For example, more than one optical fiber (not shown) may be included in photonic interconnection 150. It is to be further understood that the communication across the photonic interconnection 150 may be bidirectional (i.e., one optical fiber communicates in one direction, and another optical fiber communicates in an opposite direction, therefore the converters 135 convert photonic to electronic signals and electronic to photonic signals). CPU-link-to-DDR communications chip 162 connects the CPU links 152 to RAM 170 via DDR bus 164. It is to be understood that the photonic interconnection 150 may include a light transmitting (optical) fiber, couplings (not shown), and converters 135.

Photonic interconnection **150** allows RAM **170** to be located at a greater distance from the CPU **110** compared to electronic interconnection without high transport delay times and with excellent signal to noise properties. It is to be understood that the product of the speed of light and the length of the fiber continues to be a source of transport delay, but not a significant transport delay at the communication radius disclosed herein. Thus, an embodiment of the disclosure may have a communication radius ranging from about 1 meter to about 10 meters. As shown in FIG. **1**, this communication radius allows the memory appliance(s) **130** to be disposed in a memory rack **145** spaced apart from a server rack **140** without performance issues related to transport time until the length of the fiber is such that the product of the speed of light and the length of the fiber becomes a 5 significant part of the delay. The communication radius disclosed in the present disclosure may be one or two orders of magnitude greater than a DDR2 or DDR3 communication radius.

In the embodiment depicted in FIG. 9, an example system 10 implementation connects 8 servers 105 each having two CPU links 152 to an electronic circuit switch 155 serving 8 link-attached memory domains 180. Converters 135 are operatively disposed between the servers 105 and the electronic circuit switch 155. The converters 135 convert the 15 CPU link signals from electronic CPU link signals to photonic CPU link signals and back again. It is to be understood that the converters 135 convert photonic to electronic signals and electronic to photonic signals. It is to be further understood that converters 135 shown in FIG. 9 20 facilitate communication between the CPU links 152 that communicate electronically, and the electronic circuit switch 155 with an intervening photonic interconnection 150. The photonic interconnection 150 provides high speed, high bandwidth optical communication between the servers 105, 25 105' and the memory appliance 130 shown in FIGS. 1 and 3.

In FIG. 9, each server 105 has a label S0, S1, ... S7. Each server 105 has two CPU links 152 labeled L0, and L1. Thus, reference to a particular CPU link 152 of the 16 CPU links 30 152 shown in FIG. 9 may be accomplished by calling out the server label and the link label (e.g. S0L0, S0L1, S1L0 . . . S7L1). In an explanatory example, the CPU link 152 with the label S1L1 indicates that the respective CPU link 152 is attached to Server 1, Link 1. Each CPU link 152 is a full 35 bi-directional CPU link. It is to be understood that a bidirectional CPU link has the following characteristics: all server outputs are routed to switch inputs, all server inputs are routed to switch outputs, all memory domain inputs are routed to switch outputs, and all memory domain outputs are 40 routed to switch inputs. In the embodiment shown in FIG. 9, each of the 8 servers 105 has access to a maximum of 4 link attached memory domains 180, however, it is not necessary for a server to be attached to any of the memory domains 180.

FIG. 10 shows a high-level functional block schematic of the integrated circuit chip 182 also shown in FIG. 2. The basic functionality of the integrated circuit chip 182 includes link control, link bridging, memory control, and DDR physical control functions.

Various configurations of attached memory are shown in FIGS. **11-16**. FIG. **11** shows a particular switch configuration of the embodiment shown in FIG. **9**. In FIG. **11**, the CPU links **152** and link-attached memory domain links **153** are mapped in 1:1 correspondence. This configuration pro- 55 vides the highest bandwidth available.

FIG. 12 is a schematic diagram showing exemplary switch settings for the switch configuration shown in FIG. 11. It is to be understood that for simplicity, not all inputs and outputs are shown. For example, the input A0 represents 60 the inputs required for an entire full-width CPU link. As shown in the switch map block, the CPU links 152 and the link-attached memory domain links 153 are mapped in 1:1 correspondence. The links 152, 153 are bi-directional.

FIG. **13** shows a moderate connectivity and bandwidth 65 switch configuration of the embodiment shown in FIG. **9**. In FIG. **13**, two link-attached memory domains **180** are con-

nected to each server 105. This configuration provides medium bandwidth and medium memory radius.

FIG. 14 is a schematic diagram showing exemplary switch settings for the switch configuration shown in FIG. 13. Again, it is to be understood that for simplicity, not all inputs and outputs are shown. For example, the input A0 represents the inputs required for an entire full-width CPU link. As shown in the switch map block, certain linkattached memory domain links 153 are unused. In FIG. 14, dashed lines indicate links that are not connected. Electronic circuit switch 155 output Y2 and input A3 are shown as not connected (NC) in the Switch Map portion of FIG. 14. Links 152, 153 are bi-directional.

FIG. **15** shows a large connectivity and lower bandwidth switch configuration of the embodiment shown in FIG. **9**. In FIG. **15**, four link-attached memory domains **180** are connected to each server **105**. This configuration provides a high memory radius with a lower bandwidth as compared to the configurations shown in FIGS. **11-14**.

FIG. 16 is a schematic diagram showing exemplary switch settings for the switch configuration shown in FIG. 15. Once again, it is to be understood that for simplicity, not all inputs and outputs are shown. Also for simplicity, only a single CPU link 152 is shown in FIG. 16. As in FIGS. 12 and 14, the input A0 represents the inputs required for an entire full-width CPU link. As shown in the Switch Map block, certain link-attached memory domain links 153 are connected to other link-attached memory domain links 153, thereby providing one CPU link 152 access to two linkattached memory domains 180. Electronic circuit switch 155 input A3 is connected to output Y4, and input A4 is connected to output Y2 in the Switch Map portion of FIG. 16. Also shown in FIG. 14, the links 152, 153 are bidirectional.

FIG. 7 depicts a method 200 for sharing computer memory in a computer system having a plurality of Central Processing Units (CPUs) 110. An embodiment of the method 200 includes photonically connecting the plurality of CPUs 110 to a memory appliance 130 spaced remotely from the plurality of CPUs, the memory appliance having random access memory (RAM) operatively disposed therein, as depicted at reference numeral 210. As depicted at reference numeral 220, a signal transmitted on the photonic connection is bidirectionally converted to a digital electrical signal. Method 200 further includes exclusively allocating, via an electronic circuit switch, a portion of the RAM to a predetermined CPU selected from the plurality of CPUs, as depicted at reference numeral 230.

The method **200** may further include establishing and maintaining the exclusive allocation of the RAM to the CPU during operations of the computer system until a subsequent configuration event, as depicted at reference numeral **240**.

It is to be understood that as used herein, "spaced remotely" from the plurality of CPUs means the memory appliance(s) **130** are spaced apart from the plurality of CPUs by a distance ranging from about 1 meter to about 10 meters.

According to the embodiments herein, a total amount of RAM 170 operatively disposed in the memory appliance 130 in Gigabytes divided by a total number of CPU cores 112 in the plurality of computer servers 105 is at least about 64 GB/core (expressed another way, the memory appliance 130 includes a quantity of random access memory (RAM) 170 equal to the mathematical product of 64 GB and the total number of CPU cores 112 in the computer system 100). In another embodiment, the total RAM to CPU core ratio is 256 GB/core. In yet another embodiment, the total RAM to CPU core ratio is 2000 GB/core. Each of the plurality of computer servers in the embodiments herein may be dual-socket servers. In another embodiment, the computer servers may include between one and eight CPUs. It is to be understood that more than one CPU may be operatively disposed on a 5 single chip (i.e., dual-core and quad-core processors). It is to be understood that the example total RAM to CPU core ratios above are not intended to imply a uniform allocation of RAM 170 to all of the CPUs 110 in the servers 105 in the computer system 100, although the CPUs 110 may be so 10uniformly provisioned, if desired. In embodiments disclosed herein, the RAM 170 allocation may be skewed such that a large amount of memory (of the total RAM 170 available) is allocated to one or more CPUs 110, with the remaining amount of memory (of the total RAM 170 available) being  $_{15}$ allocated as desired to the remaining CPUs 110.

It is to be further understood that embodiments of the present disclosure are not limited to the native capacity provided by a CPU memory controller. For example, a CPU having four DDR busses with four DIMMs each would have 20 a maximum native capacity of 4×4×(DIMM capacity). If the DIMM capacity were 8 GB, the maximum native capacity would be 4×4×8=128 GB. Carrying forward with the same example, if the CPU has 8 cores, the memory per core would be 128 GB/8=16 GB. If the CPU in the example were part 25 of an 8-way SMP, the maximum memory would be 1024 GB, but the RAM to CPU core ratio would still be 16 GB/core.

In another example of memory limited by the native capacity of the CPU memory controller, a Beckton CPU 30 having 8 cores can control 16 DIMMs. If the DIMMs are 8 GB DIMMs, then the ratio of RAM to CPU cores is 16 GB/core.

In contrast, embodiments of the present disclosure could make all of the RAM 170 available to a single server 105. 35 memory appliance is located at a distance ranging from 1 As such, if the memory appliance 130 supports 128 DIMMs 122, then the total RAM/CPU core ratio is (128 DIMMs×8 GB/DIMM)/(8 cores/CPU×2 CPUs)=64 GB/core. It is to be understood that if the memory appliance 130 supports more DIMMs 122, the ratio of RAM to CPU cores will be greater. 40

Further, as mentioned above, in embodiments of the present disclosure, a maximum allocated portion of the RAM addressable by the predetermined CPU is about 100 percent of the RAM operatively disposed in the memory appliance(s) 130. It is to be understood that if the predeter- 45 mined CPU 110 is allocated 100 percent of the RAM 170 from the memory appliance(s) 130, the remaining CPUs 110 will receive no additional memory from the memory appliance(s) 130 until a subsequent reallocation at a subsequent configuration event.

The RAM 170 may be double data rate (DDR) RAM. Other forms of RAM are also contemplated as being within the purview of the present disclosure, including but not limited to memory platters, memory cards, stacked DRAM packages, phase-change memory, and memristor-based 55 system having a plurality of Central Processing Units memory.

It is to be understood that the terms "attached/attaches/ attaching to" and "connected/connects/connecting to" are broadly defined herein to encompass a variety of divergent connected arrangements and assembly techniques. These 60 arrangements and techniques include, but are not limited to (1) the direct communication between one component and another component with no intervening components therebetween; and (2) the communication of one component and another component with one or more components therebe-65 tween, provided that the one component being "attached to" or "connected/ing to" the other component is somehow in

operative communication with the other component (notwithstanding the presence of one or more additional components therebetween).

While several embodiments have been described in detail, it will be apparent to those skilled in the art that the disclosed embodiments may be modified. Therefore, the foregoing description is to be considered non-limiting.

What is claimed is:

1. A computer system, comprising:

- a plurality of computer servers, each computer server including a central processing unit (CPU);
- a memory appliance spaced remotely from the plurality of computer servers and including memory domains having random access memory (RAM) therein;
- a plurality of electrical-optical converters connected to the CPUs of the plurality of computer servers to convert a plurality of electrical signals from the CPUs into a plurality of optical signals;
- a single photonic CPU link operatively attached to the plurality of electrical-optical converters;
- a single optical-electrical converter to receive the plurality of optical signals from the plurality of electrical-optical converters via the single photonic CPU link and convert the plurality of optical signals to electrical CPU link signals; and
- an electronic circuit switch operatively attached between the optical-electrical converter and the memory domains of the memory appliance to provide allocation connections between the plurality of computer servers and the memory domains, and controlled by an electronic control during a configuration event to change the allocation connections between the plurality of computer servers and the memory domains.

2. The computer system as defined in claim 1, wherein the meter to 10 meters from the plurality of computer servers.

3. The computer system as defined in claim 1, wherein the electronic circuit switch is to have a switch time less than 100 milliseconds.

4. The computer system as defined in claim 1, wherein the electronic circuit switch is to have a propagation delay time of between 50 picoseconds and 500 picoseconds.

5. The computer system as defined in claim 1, wherein the plurality of computer servers includes more than eight CPUs.

6. The computer system as defined in claim 1, wherein a ratio of a total amount of RAM operatively disposed in the memory appliance in Gigabytes divided by a total number of CPU cores in the plurality of computer servers is at least about 64 GB/core.

7. The computer system as defined in claim 1, wherein a ratio of a maximum allocated portion of the RAM to CPU cores is at least 64 GB/core in the predetermined CPU.

8. A method for sharing computer memory in a computer (CPUs), the method comprising:

- converting, by a plurality of electrical-optical converters, electrical signals from the plurality of CPUs to a plurality of optical signals;
- photonically, via a single photonic CPU link, connecting the plurality of optical signals from the plurality of electrical-optical converters to a single optical-electrical converter;
- bidirectionally converting, by the optical-electrical converter, the plurality of optical signals received from the plurality of electrical-optical converters to an electrical signal:

- connecting, by an electronic circuit switch, the electrical signal from the optical-electrical converter to a memory appliance to provide connections between the plurality of CPUs and the memory appliance, wherein the memory appliance includes random access memory <sub>5</sub> (RAM);
- exclusively allocating, by the electronic circuit switch, a portion of the RAM to a predetermined CPU selected from the plurality of CPUs;
- maintaining the exclusive allocation of the RAM to the predetermined CPU during operations of the computer <sup>10</sup> system until a configuration event; and
- controlling the electronic photonic circuit switch during the configuration event to change the allocation of the RAM to the plurality of CPUs.

**9**. The method as defined in claim **8**, wherein the memory <sup>15</sup> appliance is spaced apart from the plurality of CPUs by a distance ranging from 1 meter to 10 meters.

10. The method as defined in claim 8, wherein a ratio of a maximum allocated portion of the RAM to CPU cores is at least 64 GB/core in the predetermined CPU.  $^{20}$ 

**11**. The method as defined in claim **8**, wherein allocating the portion of the RAM to the predetermined CPU selected from the plurality of CPUs occurs over a time duration of less than 100 milliseconds.

**12.** The method as defined in claim **8**, wherein a signal  $^{25}$  propagation time through the electronic circuit switch averages between 50 picoseconds and 500 picoseconds.

13. A computer system, comprising:

- computer servers, each server including at least two central processing units (CPUs), each CPU having at least two CPU cores operatively disposed therein;
- a memory appliance including random access memory (RAM);
- a plurality of electrical-optical converters connected to the CPUs of the computer servers to convert a plurality of electrical signals from the CPUs into a plurality of optical signals;
- a single photonic CPU link operatively attached to each of the plurality of electrical-optical converters;
- a single optical-electrical converter to receive the plurality of optical signals from the plurality of electrical-optical converters via the single photonic CPU link and convert the plurality of optical signals into electrical CPU link signals; and
- an electronic circuit switch operatively attached between the optical-electrical converter and the memory domains of the memory appliance to allocate a portion of the RAM to a predetermined CPU in the computer servers during a configuration event, and controlled by an electronic control during a subsequent configuration event to change the allocation of the RAM to the CPUs in the computer servers.

\* \* \* \* \*