(19)	<u>)</u>	Europäisches Patentamt European Patent Office Office européen des brevets	(1)	Publication number: 0 401 783 A3
12		EUROPEAN PATE	NT	APPLICATION
21)	Application n	umber: 90110694.8	(51)	Int. Cl. ⁵ : G06F 7/50, G06F 11/00
22	Date of filing	: 06.06.90		
-	Date of publi 12.12.90 Bul Designated (DE FR NL	Contracting States: red publication of the search report:	(72)	Applicant: NEC CORPORATION 7-1, Shiba 5-chome Minato-ku Tokyo 108-01(JP) Inventor: Tanaka, Masayuki, C/o NEC Corporation 7-1, Shiba 5-chome Minato-ku, Tokyo(JP) Representative: Vossius & Partner Siebertstrasse 4 P.O. Box 86 07 67 W-8000 München 86(DE)

(a) Digital arrangement for error checking in binary adder including block carry look-ahead units.

(57) A binary adder is comprised of a plurality of block carry look-ahead units. Each of the units includes a block carry-in generator (38), an adding section (40), a block carry-out generator (102) and a carry coincidence checker (110). The block carry-in generator (38) is arranged to receive a plurality of carry generate variables and a plurality of carry propagate variables from the other units, generating a carry-in using carry look-ahead scheme. The adding section (40) is coupled to receive the carry-in from said block carry-in generator (38) and further receives two operand data to be added and generates a resultant sum of the two operand data. The block carry-out generator (102) receives the two operand data and also receives the carry-in from the block carry-in generator (38). The block carry-out generator (102) produces a carry-out of the unit to be applied to a lower order block carry look-ahead unit. The carry coincidence checker (110) is arranged to receive the carry-in from the carry-in generator (38) and also receives a carry from another block carry look-ahead unit. The carry, which is applied from another unit, corresponds to the carryout. The checker (110) performs a coincidence check between the carry-in and the carry applied from another unit.

A3

401 783

0

С Ш

34 30 60 I(0)~I(6) ₹¢ 7 (I(X)) 38 PARITY CHECKER PARIN CHEC RIACE 107 47 ADDER PARITY BIT $\dot{\gamma}o$ 40 REGISTER 108 57 .72 106 04 REGISTER REGISTER (FOR PARITY BIT) ci 52 BUFFER PARITY ίo 74 48a. 486 COINCIDENCE 46b uhr CHECKER 48c. BUFFER GIN) P(n)

FIG.9



European Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 90 11 0694

D	OCUMENTS CONSI					
Category		h indication, where appropriate, vant passages		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CI.5)	
Х	US-A-4 081 860 (MILLER) * the whole document *			1-12	G 06 F 7/50 G 06 F 11/00	
A	US-A-4 084 253 (MILLER) * the whole document *			1-12		
A	US-A-3 925 647 (LOUIE) * the whole document *			1-12		
A	DE-A-1 524 141 (IBM) * the whole document *			1-12		
A	US-A-3 470 366 (GELLER) * column 13, line 64 - colum			1-12		
A	Proc. of the IEEE 1988 Custom Integrated Circuits Con- ference May 1988, Rochester, New York, USA pages 2 2454; Keshlear et al.: "A high-speed 16-bit cascadable using an aspect standard cell approach" * the whole document *		2451 -	1-12		
А	PATENT ABSTRACTS OF	 JAPAN vol. 011, no. 084 (f	P-556) 1.	1,4,6,7,	TECHNICAL FIELDS SEARCHED (Int. CI.5)	
	13 March 1987, & JP-A-61 239331 (FUJITSU LTD) 24 October 1986 * the whole document * 			10,12	G 06 F	
	The present search report has t					
Place of search Date of completion of search					Examiner	
Berlin 27 August 91				DURAND J.		
CATEGORY OF CITED DOCUMENTS E : earlier patent document, but published on, or after the filing date X : particularly relevant if taken alone the filing date Y : particularly relevant if combined with another document of the same catagory D : document cited in the application A : technological background L : document cited for other reasons O : non-written disclosure & : member of the same patent family, corresponding document P : intermediate document document T : theory or principle underlying the invention D						