Настройки

Укажите год
-

Небесная энциклопедия

Космические корабли и станции, автоматические КА и методы их проектирования, бортовые комплексы управления, системы и средства жизнеобеспечения, особенности технологии производства ракетно-космических систем

Подробнее
-

Мониторинг СМИ

Мониторинг СМИ и социальных сетей. Сканирование интернета, новостных сайтов, специализированных контентных площадок на базе мессенджеров. Гибкие настройки фильтров и первоначальных источников.

Подробнее

Форма поиска

Поддерживает ввод нескольких поисковых фраз (по одной на строку). При поиске обеспечивает поддержку морфологии русского и английского языка
Ведите корректный номера.
Ведите корректный номера.
Ведите корректный номера.
Ведите корректный номера.
Укажите год
Укажите год
Применить Всего найдено 9. Отображено 9.
01-12-2016 дата публикации

SPECULATIVE PRE-FETCH OF TRANSLATIONS FOR A MEMORY MANAGEMENT UNIT (MMU)

Номер: US20160350225A1
Автор: Jason Edward PODAIMA, Paul Christopher John WIERCIENSKI, Kyle John ERNEWEIN, Carlos Javier MOREIRA, Meghal VARIA, Serag GADELRAB, Muhammad Umar CHOUDRY, PODAIMA JASON EDWARD, WIERCIENSKI PAUL CHRISTOPHER JOHN, ERNEWEIN KYLE JOHN, MOREIRA CARLOS JAVIER, VARIA MEGHAL, GADELRAB SERAG, CHOUDRY MUHAMMAD UMAR, PODAIMA Jason Edward, WIERCIENSKI Paul Christopher John, ERNEWEIN Kyle John, MOREIRA Carlos Javier, VARIA Meghal, GADELRAB Serag, CHOUDRY Muhammad Umar
Принадлежит:

Systems and methods for pre-fetching address translations in a memory management unit (MMU) are disclosed. The MMU detects a triggering condition related to one or more translation caches associated with the MMU, the triggering condition associated with a trigger address, generates a sequence descriptor describing a sequence of address translations to pre-fetch into the one or more translation caches, the sequence of address translations comprising a plurality of address translations corresponding to a plurality of address ranges adjacent to an address range containing the trigger address, and issues an address translation request to the one or more translation caches for each of the plurality of address translations, wherein the one or more translation caches pre-fetch at least one address translation of the plurality of address translations into the one or more translation caches when the at least one address translation is not present in the one or more translation caches. 1. A method of pre-fetching address translations in a memory management unit (MMU) of a device , comprising:detecting a triggering condition related to one or more translation caches associated with the MMU, the triggering condition associated with a trigger address;generating a sequence descriptor describing a sequence of address translations to pre-fetch into the one or more translation caches, wherein the sequence of address translations comprises a plurality of address translations corresponding to a plurality of address ranges adjacent to an address range containing the trigger address; andissuing an address translation request to the one or more translation caches for each of the plurality of address translations in the sequence of address translations,wherein the one or more translation caches pre-fetch at least one address translation of the plurality of address translations into the one or more translation caches based on the at least one address translation not being present in the ...

Подробнее
Номер записи: 1
01-12-2016 дата публикации

MULTI-THREADED TRANSLATION AND TRANSACTION RE-ORDERING FOR MEMORY MANAGEMENT UNITS

Номер: US20160350234A1
Автор: Jason Edward PODAIMA, Paul Christopher John WIERCIENSKI, Carlos Javier MOREIRA, Alexander MIRETSKY, Meghal VARIA, Kyle John ERNEWEIN, Manokanthan SOMASUNDARAM, Muhammad Umar CHOUDRY, Serag Monier GADELRAB, PODAIMA JASON EDWARD, WIERCIENSKI PAUL CHRISTOPHER JOHN, MOREIRA CARLOS JAVIER, MIRETSKY ALEXANDER, VARIA MEGHAL, ERNEWEIN KYLE JOHN, SOMASUNDARAM MANOKANTHAN, CHOUDRY MUHAMMAD UMAR, GADELRAB SERAG MONIER, PODAIMA Jason Edward, WIERCIENSKI Paul Christopher John, MOREIRA Carlos Javier, MIRETSKY Alexander, VARIA Meghal, ERNEWEIN Kyle John, SOMASUNDARAM Manokanthan, CHOUDRY Muhammad Umar, GADELRAB Serag Monier
Принадлежит:

Systems and methods relate to performing address translations in a multithreaded memory management unit (MMU). Two or more address translation requests can be received by the multithreaded MMU and processed in parallel to retrieve address translations to addresses of a system memory. If the address translations are present in a translation cache of the multithreaded MMU, the address translations can be received from the translation cache and scheduled for access of the system memory using the translated addresses. If there is a miss in the translation cache, two or more address translation requests can be scheduled in two or more translation table walks in parallel. 1. An apparatus comprising:a multithreaded memory management unit (MMU) configured to receive two or more address translation requests from one or more upstream devices,wherein the multithreaded MMU is further configured to process at least two of the two or more address translation requests in parallel, to obtain corresponding translated addresses of a system memory.2. The apparatus of claim 1 , wherein the one or more upstream devices comprise one or more of a general purpose processor claim 1 , special purpose processor claim 1 , or a multithreaded processor configured to generate two or more address translation requests.3. The apparatus of claim 1 , wherein the multithreaded MMU comprises a primary scheduler configured to receive the two or more address translation requests and issue the two or more address translation requests for translation in a translation cache.4. The apparatus of claim 3 , wherein the primary scheduler is configured to issue the two or more address translation requests to the translation cache in an order which is different from the order in which the two or more address translation requests were received by the primary scheduler.5. The apparatus of claim 3 , wherein the primary scheduler comprises two or more primary scheduler slots configured to store the two or more address ...

Подробнее
Номер записи: 2
18-06-2015 дата публикации

TOUCH AND HOVER SENSOR COMPENSATION

Номер: US20150169114A1
Автор: Amm David, Bernstein Jeffrey Traer, CHOUDRY Muhammad Umar, Cieplinski Avi E., KERR Duncan Robert, KING Brian Michael, Leung Omar S., Mucignat Andrea, PICHE Marc J., Puskarich Paul G., SUBRAMANI Praveen R.
Принадлежит:

Compensation for sensors in a touch and hover sensing device is disclosed. Compensation can be for sensor resistance and/or sensor sensitivity variation that can adversely affect touch and hover measurements at the sensors. To compensate for sensor resistance, the device can gang adjacent sensors together so as to reduce the overall resistance of the sensors. In addition or alternatively, the device can drive the sensors with voltages from multiple directions so as to reduce the effects of the sensors' resistance. To compensate for sensor sensitivity variation (generally at issue for hover measurements), the device can apply a gain factor to the measurements, where the gain factor is a function of the sensor location, so as to reduce the sensitivity variation at different sensor locations on the device. 1. A method of compensating for sensors of a sensing panel , the method comprising:measuring capacitance at the sensors, the capacitance being indicative of an object hovering over the sensing panel;determining a sensor location having the measurement of the hovering object; andadjusting the measurement based on the determined sensor location so as to compensate for sensitivity variation in the sensors.2. The method of claim 1 , wherein adjusting the measurement comprises applying a gain factor to the measurement claim 1 , the gain factor being a function of a minimum capacitance determined at an edge sensor location and a maximum capacitance determined at a center sensor location.3. The method of claim 2 , wherein the gain factor varies based on sensor location.4. The method of claim 1 , wherein the sensor sensitivity is at a minimum at edge sensor locations claim 1 , at a maximum at center sensor locations claim 1 , and increases therebetween from the edge sensor locations to the center sensor locations.5. The method of claim 1 , wherein adjusting the measurement comprises providing a substantially uniform sensitivity across the sensors.6. The method of claim 1 , ...

Подробнее
Номер записи: 3
05-12-2017 дата публикации

Touch and hover sensor compensation

Номер: US9836158B2
Автор: Andrea Mucignat, Avi E. Cieplinski, Brian Michael King, David Amm, Duncan Robert Kerr, Jeffrey Traer Bernstein, Marc J. Piche, Muhammad Umar CHOUDRY, Omar S. Leung, Paul G. Puskarich, Praveen R. Subramani
Принадлежит: Apple Inc

Compensation for sensors in a touch and hover sensing device is disclosed. Compensation can be for sensor resistance and/or sensor sensitivity variation that can adversely affect touch and hover measurements at the sensors. To compensate for sensor resistance, the device can gang adjacent sensors together so as to reduce the overall resistance of the sensors. In addition or alternatively, the device can drive the sensors with voltages from multiple directions so as to reduce the effects of the sensors' resistance. To compensate for sensor sensitivity variation (generally at issue for hover measurements), the device can apply a gain factor to the measurements, where the gain factor is a function of the sensor location, so as to reduce the sensitivity variation at different sensor locations on the device.

Подробнее
Номер записи: 4
08-12-2016 дата публикации

Multi-threaded translation and transaction re-ordering for memory management units

Номер: WO2016195850A1
Автор: Alexander Miretsky, Carlos Javier Moreira, Jason Edward Podaima, Kyle John Ernewein, Manokanthan Somasundaram, Meghal Varia, Muhammad Umar CHOUDRY, Paul Christopher John Wiercienski, Serag Monier Gadelrab
Принадлежит: QUALCOMM INCORPORATED

Systems and methods relate to performing address translations in a multithreaded memory management unit (MMU). Two or more address translation requests can be received by the multithreaded MMU and processed in parallel to retrieve address translations to addresses of a system memory. If the address translations are present in a translation cache of the multithreaded MMU, the address translations can be received from the translation cache and scheduled for access of the system memory using the translated addresses. If there is a miss in the translation cache, two or more address translation requests can be scheduled in two or more translation table walks in parallel.

Подробнее
Номер записи: 5
06-06-2024 дата публикации

Systems and methods for disengaging or engaging autonomy remotely

Номер: US20240182083A1
Автор: Collin Macgregor, Meredith James Goldman, Muhammad Umar CHOUDRY, Ravi Gogna, Yongguang ZHU
Принадлежит: Zoox Inc

Systems and methods for disengaging or engaging autonomy remotely are provided. The autonomous vehicle may receive a request from a remote computing system associated with a remote operator. The request may require the autonomous vehicle to disengage, engage, or re-engage autonomy. The autonomous vehicle may determine whether the request is valid, and whether certain safety criteria are met. Upon determining that the request is valid and safety criteria are met, the autonomous vehicle may process the request and cause the autonomous vehicle to enter the desired state. The autonomous vehicle may send a message to the remote computing system, indicating whether or not the autonomous vehicle has entered the desired state.

Подробнее
Номер записи: 6
11-04-2018 дата публикации

Multi-threaded translation and transaction re-ordering for memory management units

Номер: EP3304320A1
Автор: Alexander Miretsky, Carlos Javier Moreira, Jason Edward Podaima, Kyle John Ernewein, Manokanthan Somasundaram, Meghal Varia, Muhammad Umar CHOUDRY, Paul Christopher John Wiercienski, Serag Monier Gadelrab
Принадлежит: Qualcomm Inc

Systems and methods relate to performing address translations in a multithreaded memory management unit (MMU). Two or more address translation requests can be received by the multithreaded MMU and processed in parallel to retrieve address translations to addresses of a system memory. If the address translations are present in a translation cache of the multithreaded MMU, the address translations can be received from the translation cache and scheduled for access of the system memory using the translated addresses. If there is a miss in the translation cache, two or more address translation requests can be scheduled in two or more translation table walks in parallel.

Подробнее
Номер записи: 7
13-06-2024 дата публикации

Systems and methods for disengaging or engaging autonomy remotely

Номер: WO2024123764A1
Автор: Collin Macgregor, Meredith James Goldman, Muhammad Umar CHOUDRY, Ravi GONGA, Yongguang ZHU
Принадлежит: Zoox, Inc.

Systems and methods for disengaging or engaging autonomy remotely are provided. The autonomous vehicle may receive a request from a remote computing system associated with a remote operator. The request may require the autonomous vehicle to disengage, engage, or re-engage autonomy. The autonomous vehicle may determine whether the request is valid, and whether certain safety criteria are met. Upon determining that the request is valid and safety criteria are met, the autonomous vehicle may process the request and cause the autonomous vehicle to enter the desired state. The autonomous vehicle may send a message to the remote computing system, indicating whether or not the autonomous vehicle has entered the desired state.

Подробнее
Номер записи: 8
08-12-2016 дата публикации

Speculative pre-fetch of translations for a memory management unit (mmu)

Номер: WO2016195884A1
Автор: Carlos Javier Moreira, Jason Edward Podaima, Kyle John Ernewein, Meghal Varia, Muhammad Umar CHOUDRY, Paul Christopher John Wiercienski, Serag GadelRab
Принадлежит: QUALCOMM INCORPORATED

Systems and methods for pre-fetching address translations in a memory management unit (MMU) are disclosed. The MMU detects a triggering condition related to one or more translation caches associated with the MMU, the triggering condition associated with a trigger address, generates a sequence descriptor describing a sequence of address translations to pre-fetch into the one or more translation caches, the sequence of address translations comprising a plurality of address translations corresponding to a plurality of address ranges adjacent to an address range containing the trigger address, and issues an address translation request to the one or more translation caches for each of the plurality of address translations, wherein the one or more translation caches pre-fetch at least one address translation of the plurality of address translations into the one or more translation caches when the at least one address translation is not present in the one or more translation caches.

Подробнее
Номер записи: 9