25-01-2000 дата публикации
Номер: KR20000006546A
Принадлежит:
PURPOSE: The memory apparatus having row decoder is provide to reduced timing range for rapid operation. CONSTITUTION: The memory apparatus having row decoder comprises: a buffer gate, a row address register, a mutual signal generating circuit, a free decoder, a word decoder, a control circuit, a first timing generating circuit, a second timing generating circuit, and a strobe circuit. The buffer gate has input receiving a row address. The row address register has data input and clock input combined to the output of the buffer gate. The mutual signal generating circuit has data input combined to the data output of the row address register. The free decoder has data input combined to the data output of the mutual signal generating circuit. The word decoder has data input combined to the data output of the free decoder. The control circuit offered a control signal. The first timing generating circuit generated a first strobe signal. The second timing generating circuit generated a second ...
Подробнее