TDI, SC, and SE gating circuitry with count complete input

08-05-2018 дата публикации

Номер:

US9964592B2

Принадлежит: TEXAS INSTRUMENTS INC, TEXAS INSTRUMENTS INCORPORATED

Контакты:

Номер заявки: 35-15-20162792

Дата заявки: 16-11-2016

The disclosure describes novel methods and apparatuses for controlling a device's TCA circuit when the device exists in a JTAG daisy-chain arrangement with other devices. The methods and apparatuses allow the TCA test pattern set used during device manufacturing to be reused when the device is placed in a JTAG daisy-chain arrangement with other devices, such as in a customers system using the device. Additional embodiments are also provided and described in the disclosure.

CPC - классификация

G G0 G01 G01R G01R3 G01R31 G01R31/G01R31/3 G01R31/31 G01R31/317 G01R31/3171 G01R31/31715 G01R31/3172 G01R31/31725 G01R31/3177 G01R31/318 G01R31/3185 G01R31/31854 G01R31/318547

IPC - классификация

G G0 G01 G01R G01R3 G01R31 G01R31/G01R31/3 G01R31/31 G01R31/317 G01R31/3177 G01R31/318 G01R31/3185

Цитирование НПИ

Chandra, A.; Chakrabarty, K.;, “A unified approach to reduce SOC test data volume, scan power and testing time,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 22, No. 3, pp. 352-363, Mar. 2003.
Furukawa, H.; Wen, X.; Miyase, K.; Yamato, Y.; Kajihara, S.; Girard, P.; Wang, L.-T; Tehraniporr, M.;, “CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing,” Asian Test Symposium, 2008. ATS '08. 17th, vol., No., pp. 397-402, Nov. 24-27, 2008.
Guo Jian-min; Luo De-lin;, “A functional enhancement methodology to JTAG controller in complex SOC,” Computer Science & Education, 2009. ICCSE '09. 4th International Conference on, vol., No., pp. 1128-1131, Jul. 25-28, 2009.
Hatami, S.; Alisafaee, M.; Atoofian, E.; Navabi, Z.; Afazali-Kusha, A.;, “A low-power scan-path architecture,” Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, vol., No., pp. 5278-5281 vol. 5, May 23-26, 2005.
Lee Whetsel;, “A High Speed Reduced Pin Count JTAG Interface,” Test Conference, 2006. ICT '06. IEEE International, vol., No., pp. 1-10, Oct. 2006.
Mitra, S.; McCluskey, E.J.; Makar, S.;, “Design for testability and testing of IEEE 1149.1 TAP controller,” VLSI Test Symposium, 2002. (VTS 2002). Proceedings 20th IEEE, vol., No., pp. 247-252, 2002.

Получить PDF