Structures for wafer level test and burn-in
Опубликовано: 20-08-2003
Автор(ы): E Barth John, F Ellis Wayne, H Dreibelbis Jeffrey, John Howell Wayne, L Hedberg Erik, L Kalter Howard, L Wheater Donald, Louis Bertin Claude, R Tonti William
Принадлежит: Ibm
Реферат: Wafer test and burn-in is accomplished with state machine or programmable test engines located on the wafer being tested. Each test engine requires less than 10 connections and each test engine can be connected to a plurality of chips, such as a row or a column of chips on the wafer. Thus, the number of pads of the wafer that must be connected for test is substantially reduced while a large degree of parallel testing is still provided. The test engines also permit on-wafer allocation of redundancy in parallel so that failing chips can be repaired after burn-in is complete. In addition, the programmable test engines can have their code altered so test programs can be modified to account for new information after the wafer has been fabricated. The test engines are used during burn-in to provide high frequency write signals to DRAM arrays that provide a higher effective voltage to the arrays, lowering the time required for burn-in. Connections to the wafer and between test engines and chips are provided along a membrane attached to the wafer. Membrane connectors can be formed or opened after the membrane is connected to the wafer so shorted chips can be disconnected. Preferably the membrane remains on the wafer after test, burn-in and dicing to provide a chip scale package. Thus, the very high cost of TCE matched materials, such as glass ceramic contactors, for wafer burn-in is avoided while providing benefit beyond test and burn-in for packaging.
Structures for wafer level test and burn-in.
Номер патента: MY123248A. Автор: Jeffrey H Dreibelbis,Erik L Hedberg,Wayne F Ellis,Howard Leo Kalter,Claude L Bertin,William R Tonti,John E Barth Jr,Donald L Wheater,Wayne J Howell. Владелец: Ibm. Дата публикации: 2006-05-31.