Россия, г. Королев.

eburdiyg@gmail.com

8 (903) 781-84-63

  • Главная
  • Replacement gate FinFET process using a sit process to define source/drain regions, gate spacers and a gate cavity

Replacement gate FinFET process using a sit process to define source/drain regions, gate spacers and a gate cavity

Номер патента: US09768272B2
Опубликовано: 19-09-2017
Автор(ы): Alexander Reznicek, Hong He, Pouya Hashemi, Tenko Yamashita
Принадлежит: International Business Machines Corp
Получить PDF файл: Открыть в новом окне

Вам могут быть интересны следующие патенты

Рисунок 1. Взаимосвязь патентов (ближайшие 20).

Replacement gate finfet process using a sit process to define source/drain regions, gate spacers and a gate cavity

Номер патента: US20170092735A1. Автор: Hong He,Pouya Hashemi,Alexander Reznicek,Tenko Yamashita. Владелец: International Business Machines Corp. Дата публикации: 2017-03-30.

Implantations for Forming Source/Drain Regions of Different Transistors

Номер патента: US20240251537A1. Автор: Jhon Jhy Liaw,Ren-Fen Tsui,Dian-Sheg Yu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-07-25.

Implantations for forming source/drain regions of different transistors

Номер патента: US11895819B2. Автор: Jhon Jhy Liaw,Ren-Fen Tsui,Dian-Sheg Yu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-02-06.

Source/Drain Regions in Fin Field Effect Transistors (FinFETS) and Methods of Forming Same

Номер патента: US20210265341A1. Автор: Chang Che-Cheng,LIN Chih-Han,Tseng Horng-Huei. Владелец: . Дата публикации: 2021-08-26.

Performance optimized gate structures having memory device and logic device, the memory device with silicided source/drain regions that are raised with respect to silicided source/drain regions of the logic device

Номер патента: US9761679B2. Автор: Katsunori Onishi,Jian Yu,Paul Chang. Владелец: International Business Machines Corp. Дата публикации: 2017-09-12.

Methods of forming replacement gate structures and bottom and top source/drain regions on a vertical transistor device

Номер патента: US09640636B1. Автор: John H. Zhang,Kwan-Yong Lim,Hiroaki Niimi,Steven J. Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2017-05-02.

Nitride layer protection between PFET source/drain regions and dummy gate during source/drain etch

Номер патента: US09419139B2. Автор: Qi Zhang,Jeasung Park,Xusheng Wu,Hongxiang MO,Byoung-Gi MIN. Владелец: Globalfoundries Inc. Дата публикации: 2016-08-16.

Nitride layer protection between pfet source/drain regions and dummy gate during source/drain etch

Номер патента: US20160163859A1. Автор: Qi Zhang,Jeasung Park,Xusheng Wu,Hongxiang MO,Byoung-Gi MIN. Владелец: Globalfoundries Inc. Дата публикации: 2016-06-09.

Methods of forming embedded source/drain regions on finFET devices

Номер патента: US09530869B2. Автор: Murat Kerem Akarvardar,Jody A. FRONHEISER,Steven Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2016-12-27.

Semiconductor Device Source/Drain Region with Arsenic-Containing Barrier Region

Номер патента: US20190355816A1. Автор: Chii-Horng Li,Chien-I Kuo,Li-Li Su,Yi-Fang Pai,Chia-Ling Chan,Wei Hao Lu,Wei Te Chiang,Shao-Fu FU. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-11-21.

Methods of forming embedded source/drain regions on finfet devices

Номер патента: US20160268399A1. Автор: Murat Kerem Akarvardar,Jody A. FRONHEISER,Steven Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2016-09-15.

Source/drain regions in fin field effect transistors (FinFETs) and methods of forming same

Номер патента: US11784185B2. Автор: Horng-Huei Tseng,Che-Cheng Chang,Chih-Han Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-10-10.

Transistor device having a gate setback from a gate dielectric

Номер патента: US20240258373A1. Автор: Ruey-Hsin Liu,Ming-Ta Lei,Yu-Chang Jong,Fei-Yun Chen,Chen-Liang Chu,Ta-Yuan Kung,Chih-Wen Albert Yao. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-01.

SOURCE/DRAIN REGIONS IN FIN FIELD EFFECT TRANSISTORS (FINFETS) AND METHODS OF FORMING SAME

Номер патента: US20200126982A1. Автор: Chang Che-Cheng,LIN Chih-Han,Tseng Horng-Huei. Владелец: . Дата публикации: 2020-04-23.

Finfet devices having a material formed on reduced source/drain region

Номер патента: US20170229559A1. Автор: Xinyun Xie. Владелец: Semiconductor Manufacturing International Shanghai Corp. Дата публикации: 2017-08-10.

FinFET device having a material formed on reduced source/drain region and method of forming the same

Номер патента: US9673325B2. Автор: Xinyun Xie. Владелец: Semiconductor Manufacturing International Shanghai Corp. Дата публикации: 2017-06-06.

Fin semiconductor device and method of manufacture with source/drain regions having opposite conductivities

Номер патента: US09685528B2. Автор: Blandine Duriez,Aryan Afzalian. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-06-20.

Methods of forming source/drain regions on finfet devices

Номер патента: US20170294522A1. Автор: Srikanth Balaji Samavedam,Shesh Mani Pandey,Muhammad Rahman. Владелец: Globalfoundries Inc. Дата публикации: 2017-10-12.

Hybrid source drain regions formed based on same fin and methods forming same

Номер патента: US12119270B2. Автор: Chih-Hao Wang,Chun-Hsiung Lin,Shih-Cheng Chen,Pei-Hsun Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-15.

Source/drain regions for high electron mobility transistors (HEMT) and methods of forming same

Номер патента: US09929248B2. Автор: Chun-Hsiang FAN,Mao-Lin Huang,Chun-Hsiung Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-03-27.

Hybrid source drain regions formed based on same fin and methods forming same

Номер патента: US20240363440A1. Автор: Chih-Hao Wang,Chun-Hsiung Lin,Shih-Cheng Chen,Pei-Hsun Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-31.

Source/drain regions for high electron mobility transistors (HEMT) and methods of forming same

Номер патента: US09536962B1. Автор: Chun-Hsiang FAN,Mao-Lin Huang,Chun-Hsiung Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-01-03.

Source/Drain Regions for High Electron Mobility Transistors (HEMT) and Methods of Forming Same

Номер патента: US20170084717A1. Автор: Chun-Hsiang FAN,Mao-Lin Huang,Chun-Hsiung Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-03-23.

Source/Drain Regions for High Electron Mobility Transistors (HEMT) and Methods of Forming Same

Номер патента: US20170025507A1. Автор: Chun-Hsiang FAN,Mao-Lin Huang,Chun-Hsiung Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-01-26.

FinFET with merged, epitaxial source/drain regions

Номер патента: US09882054B2. Автор: Yu-Cheng Tung,En-Chiuan Liou. Владелец: United Microelectronics Corp. Дата публикации: 2018-01-30.

Methods of forming improved epi fill on narrow isolation bounded source/drain regions and structures formed thereby

Номер патента: CN101743627B. Автор: P·拉纳德,K·扎瓦兹基,C·奥特. Владелец: Intel Corp. Дата публикации: 2013-03-27.

Methods of forming improved epi fill on narrow isolation bounded source/drain regions and structures formed thereby

Номер патента: CN101743627A. Автор: P·拉纳德,K·扎瓦兹基,C·奥特. Владелец: Intel Corp. Дата публикации: 2010-06-16.

Methods of forming improved epi fill on narrow isolation bounded source/drain regions and structures formed thereby

Номер патента: US20080237741A1. Автор: Pushkar Ranade,Keith Zawadzki,Christopher Auth. Владелец: Christopher Auth. Дата публикации: 2008-10-02.

Methods of forming improved epi fill on narrow isolation bounded source/drain regions and structures formed thereby

Номер патента: US20080237742A1. Автор: Pushkar Ranade,Keith Zawadzki,Christopher Auth. Владелец: Intel Corp. Дата публикации: 2008-10-02.

Semiconductor structures with pair(s) of vertical field effect transistors, each pair having a shared source/drain region and methods of forming the structures

Номер патента: US20150221767A1. Автор: Brent A. Anderson,Edward J. Nowak. Владелец: International Business Machines Corp. Дата публикации: 2015-08-06.

Semiconductor structures with pair(s) of vertical field effect transistors, each pair having a shared source/drain region and methods of forming the structures

Номер патента: US20150243765A1. Автор: Brent A. Anderson,Edward J. Nowak. Владелец: GlobalFoundries US 2 LLC. Дата публикации: 2015-08-27.

Using a Metal-Containing Layer as an Etching Stop Layer and to Pattern Source/Drain Regions of a FinFET

Номер патента: US20200043804A1. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-02-06.

Using a Metal-Containing Layer as an Etching Stop Layer and to Pattern Source/Drain Regions of a FinFET

Номер патента: US20210118744A1. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-04-22.

Using a metal-containing layer as an etching stop layer and to pattern source/drain regions of a finfet

Номер патента: US20190067126A1. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-02-28.

Method of forming a III-V compound semiconductor channel post replacement gate

Номер патента: US09735273B1. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2017-08-15.

Iii-v compound semiconductor channel post replacement gate

Номер патента: US20170358679A1. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2017-12-14.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20210296439A1. Автор: Yu-Lin Yang,I-Sheng Chen,Chao-Ching Cheng,Tzu-Chiang CHEN. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-09-23.

FinFET having an oxide region in the source/drain region

Номер патента: US09929269B2. Автор: Chih-Hao Wang,Zhiqiang Wu,Jean-Pierre Colinge,Kuo-Cheng Ching,Ching-Wei Tsai. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-03-27.

Method of forming a FinFET having an oxide region in the source/drain region

Номер патента: US09490348B2. Автор: Chih-Hao Wang,Zhiqiang Wu,Jean-Pierre Colinge,Kuo-Cheng Ching,Ching-Wei Tsai. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-11-08.

Semiconductor device including dual spacer and uniform epitaxial buffer interface of embedded SiGe source/drain

Номер патента: US09601621B1. Автор: Tenko Yamashita,Zuoguang Liu,Chun-Chen Yeh,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-03-21.

Semiconductor device including dual spacer and uniform epitaxial buffer interface of embedded SiGe source/drain

Номер патента: US09595597B1. Автор: Tenko Yamashita,Zuoguang Liu,Chun-Chen Yeh,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-03-14.

Planar field effect transistor structure having an angled crystallographic etch-defined source/drain recess and a method of forming the transistor structure

Номер патента: US8377785B2. Автор: Thomas W. Dyer. Владелец: International Business Machines Corp. Дата публикации: 2013-02-19.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20210242309A1. Автор: Yi-Jen Chen,Chih-Shan Chen,Chih-Teng Liao,Jui Fu Hsieh,Tzu-Chan Weng. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-08-05.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20240274668A1. Автор: Yi-Jen Chen,Chih-Shan Chen,Chih-Teng Liao,Jui Fu Hsieh,Tzu-Chan Weng. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-15.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US12002855B2. Автор: Yi-Jen Chen,Chih-Shan Chen,Chih-Teng Liao,Jui Fu Hsieh,Tzu-Chan Weng. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-06-04.

Source/Drain Regions for High Electron Mobility Transistors (HEMT) and Methods of Forming Same

Номер патента: US20170025507A1. Автор: Chun-Hsiang FAN,Mao-Lin Huang,Chun-Hsiung Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-01-26.

SOURCE/DRAIN REGIONS IN FIN FIELD EFFECT TRANSISTORS (FINFETS) AND METHODS OF FORMING SAME

Номер патента: US20190115343A1. Автор: Chang Che-Cheng,LIN Chih-Han,Tseng Horng-Huei. Владелец: . Дата публикации: 2019-04-18.

NITRIDE LAYER PROTECTION BETWEEN PFET SOURCE/DRAIN REGIONS AND DUMMY GATE DURING SOURCE/DRAIN ETCH

Номер патента: US20160163859A1. Автор: ZHANG Qi,Wu Xusheng,PARK Jeasung,MO Hongxiang,MIN Byoung-Gi. Владелец: . Дата публикации: 2016-06-09.

FINFET DEVICES HAVING A MATERIAL FORMED ON REDUCED SOURCE/DRAIN REGION

Номер патента: US20170229559A1. Автор: XIE Xinyun. Владелец: . Дата публикации: 2017-08-10.

FIN SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE WITH SOURCE/DRAIN REGIONS HAVING OPPOSITE CONDUCTIVITIES

Номер патента: US20170278946A1. Автор: Duriez Blandine,Afzalian Aryan. Владелец: . Дата публикации: 2017-09-28.

METHODS OF FORMING SOURCE/DRAIN REGIONS ON FINFET DEVICES

Номер патента: US20170294522A1. Автор: Pandey Shesh Mani,Rahman Muhammad,SAMAVEDAM Srikanth Balaji. Владелец: . Дата публикации: 2017-10-12.

Implantations for Forming Source/Drain Regions of Different Transistors

Номер патента: US20200295014A1. Автор: Jhon Jhy Liaw,Ren-Fen Tsui,Dian-Sheg Yu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-09-17.

SOURCE/DRAIN REGIONS IN FIN FIELD EFFECT TRANSISTORS (FINFETS) AND METHODS OF FORMING SAME

Номер патента: US20170317078A1. Автор: Chang Che-Cheng,LIN Chih-Han,Tseng Horng-Huei. Владелец: . Дата публикации: 2017-11-02.

Implantations for Forming Source/Drain Regions of Different Transistors

Номер патента: US20180337188A1. Автор: Jhon Jhy Liaw,Ren-Fen Tsui,Dian-Sheg Yu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-11-22.

Method of forming a planar field effect transistor structure with recesses for epitaxially deposited source/drain regions

Номер патента: US8697528B2. Автор: Thomas W. Dyer. Владелец: International Business Machines Corp. Дата публикации: 2014-04-15.

It is used to form the injection of the source/drain regions of different crystal pipe

Номер патента: CN108962994A. Автор: 廖忠志,于殿圣,崔壬汾. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-12-07.

Methods of forming source/drain regions on FinFET devices

Номер патента: US10347748B2. Автор: Srikanth Balaji Samavedam,Shesh Mani Pandey,Muhammad Rahman. Владелец: Globalfoundries Inc. Дата публикации: 2019-07-09.

Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation

Номер патента: US20160351687A1. Автор: Ravikumar Ramachandran,Gregory Costrini,Richard S. Wise,Reinaldo A. Vega. Владелец: International Business Machines Corp. Дата публикации: 2016-12-01.

Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation

Номер патента: US09431395B2. Автор: Ravikumar Ramachandran,Gregory Costrini,Richard S. Wise,Reinaldo A. Vega. Владелец: International Business Machines Corp. Дата публикации: 2016-08-30.

Protection of semiconductor-oxide-containing gate dielectric during replacement gate formation

Номер патента: US9577068B2. Автор: Ravikumar Ramachandran,Gregory Costrini,Richard S. Wise,Reinaldo A. Vega. Владелец: International Business Machines Corp. Дата публикации: 2017-02-21.

Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes

Номер патента: US09502313B1. Автор: Huiming Bu,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2016-11-22.

Polysilicon resistor formation in silicon-on-insulator replacement metal gate finfet processes

Номер патента: US20160336239A1. Автор: Huiming Bu,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2016-11-17.

Semiconductor devices including a gate isolation structure and a gate capping layer including different materials from each other

Номер патента: US20210036121A1. Автор: Sangsu Kim,Kangmook Lim,Wooseok Park,Daekwon Joo. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2021-02-04.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US12062580B2. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-13.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20240355681A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-24.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20230087935A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-03-23.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20220059703A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-02-24.

SEMICONDUCTOR DEVICE SOURCE/DRAIN REGION WITH ARSENIC-CONTAINING BARRIER REGION

Номер патента: US20190165100A1. Автор: Pai Yi-Fang,Li Chii-Horng,KUO Chien-I,Chan Chia-Ling,Chiang Wei Te,Lu Wei Hao,Su Li-Li,Fu Shao-Fu. Владелец: Taiwan Semiconductor Manufacturing Co., Ltd.. Дата публикации: 2019-05-30.

Semiconductor Device Source/Drain Region with Arsenic-Containing Barrier Region

Номер патента: US20190355816A1. Автор: Pai Yi-Fang,Li Chii-Horng,KUO Chien-I,Chan Chia-Ling,Chiang Wei Te,Lu Wei Hao,Su Li-Li,Fu Shao-Fu. Владелец: . Дата публикации: 2019-11-21.

Method for manufacturing semiconductor structure with enlarged volumes of source-drain regions

Номер патента: US20220293773A1. Автор: Pei-Ren Jeng,Yee-Chia Yeo,Chii-Horng Li,Yi-Fang Pai,Che-Yu Lin,Tsung-Hsi Yang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-09-15.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US12119394B2. Автор: Shih-Chieh Chang,Cheng-Han Lee,Shahaji B. More,Chien Lin,Shu Kuan. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-15.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20240371982A1. Автор: Shih-Chieh Chang,Cheng-Han Lee,Shahaji B. More,Chien Lin,Shu Kuan. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-11-07.

Methods for Forming Recesses in Source/Drain Regions and Devices Formed Thereof

Номер патента: US20200035797A1. Автор: HUANG Yu-Lien. Владелец: . Дата публикации: 2020-01-30.

Epitaxy Source/Drain Regions of FinFETs and Method Forming Same

Номер патента: US20190097026A1. Автор: HSU PIN-CHENG,Shen Guan-Jie,Hung Tung-Husan. Владелец: . Дата публикации: 2019-03-28.

RESISTANCE REDUCTION IN TRANSISTORS HAVING EPITAXIALLY GROWN SOURCE/DRAIN REGIONS

Номер патента: US20180151732A1. Автор: Ghani Tahir,Mehandru Rishabh,Glass Glenn A.,Murthy Anand S.,Ma Sean T.,WEBER Cory E.,JAMBUNATHAN KARTHIK. Владелец: Intel Corporation. Дата публикации: 2018-05-31.

METHODS OF FORMING EMBEDDED SOURCE/DRAIN REGIONS ON FINFET DEVICES

Номер патента: US20160268399A1. Автор: Fronheiser Jody A.,AKARVARDAR Murat Kerem,Bentley Steven. Владелец: . Дата публикации: 2016-09-15.

Methods for Forming Recesses in Source/Drain Regions and Devices Formed Thereof

Номер патента: US20200343351A1. Автор: HUANG Yu-Lien. Владелец: . Дата публикации: 2020-10-29.

Resistance in the transistor of source/drain regions with epitaxial growth reduces

Номер патента: CN107743656A. Автор: T.加尼,A.S.墨菲,G.A.格拉斯,S.T.马,R.梅汉德鲁,K.詹布纳坦,C.E.韦伯. Владелец: Intel Corp. Дата публикации: 2018-02-27.

Resistance reduction in transistors having epitaxially grown source/drain regions

Номер патента: EP3311418A4. Автор: Tahir Ghani,Glenn A. Glass,Karthik Jambunathan,Anand S. Murthy,Rishabh Mehandru,Cory E. Weber,Sean T. MA. Владелец: Intel Corp. Дата публикации: 2019-01-09.

Fin formula field effect transistor（FINFET）In source/drain regions and forming method thereof

Номер патента: CN107424934A. Автор: 张哲诚,林志翰,曾鸿辉. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-12-01.

Source/drain regions in fin field effect transistors (FINFETs) and methods of forming the same

Номер патента: CN107424934B. Автор: 张哲诚,林志翰,曾鸿辉. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-03-31.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US11367784B2. Автор: Shih-Chieh Chang,Cheng-Han Lee,Shahaji B. More,Chien Lin,Shu Kuan. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-06-21.

Methods of forming vertical transistor devices with self-aligned replacement gate structures

Номер патента: US09530863B1. Автор: Carl Radens,John H. Zhang,Brian A. Cohen,Kwan-Yong Lim,Steven J. Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2016-12-27.

Semiconductor device having a strain feature in a gate spacer and methods of manufacture thereof

Номер патента: US09496395B2. Автор: Yu-Lien Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-11-15.

Methods Of Forming An Array Of Memory Cells, Methods Of Forming A Plurality Of Field Effect Transistors, Methods Of Forming Source/Drain Regions And Isolation Trenches, And Methods Of Forming A Series Of Spaced Trenches Into A Substrate

Номер патента: US20120021573A1. Автор: Ranjan Khurana,Neal L. Davis,Richard Housley. Владелец: Micron Technology Inc. Дата публикации: 2012-01-26.

Methods Of Forming An Array Of Memory Cells, Methods Of Forming A Plurality Of Field Effect Transistors, Methods Of Forming Source/Drain Regions And Isolation Trenches, And Methods Of Forming A Series Of Spaced Trenches Into A Substrate

Номер патента: US20130005115A1. Автор: Ranjan Khurana,Neal L. Davis,Richard Housley. Владелец: Micron Technology Inc. Дата публикации: 2013-01-03.

Methods of forming an array of memory cells, methods of forming a plurality of field effect transistors, methods of forming source/drain regions and isolation trenches, and methods of forming a series of spaced trenches into a substrate

Номер патента: KR20120123600A. Автор: 닐 엘. 데이비스,리차드 티. 하우슬리,란잔 쿠라나. Владелец: 마이크론 테크놀로지, 인크. Дата публикации: 2012-11-08.

Field-effect transistors with source/drain regions of reduced topography

Номер патента: US09536989B1. Автор: Viorel Ontalus,Annie Levesque. Владелец: Globalfoundries Inc. Дата публикации: 2017-01-03.

Wraparound contact surrounding source/drain regions of integrated circuit structures and method of forming same

Номер патента: US20200075738A1. Автор: Hui Zang,Laertis Economikos,Ruilong Xie,Shesh M. Pandey. Владелец: Globalfoundries Inc. Дата публикации: 2020-03-05.

Using a metal-containing layer as an etching stop layer and to pattern source/drain regions of a finfet

Номер патента: US20190067126A1. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-02-28.

Air-gap top spacer and self-aligned metal gate for vertical fets

Номер патента: US09735246B1. Автор: Theodorus E. Standaert,Kangguo Cheng,Junli Wang,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-08-15.

Air-gap top spacer and self-aligned metal gate for vertical fets

Номер патента: US10090411B2. Автор: Theodorus E. Standaert,Kangguo Cheng,Junli Wang,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2018-10-02.

Air-gap top spacer and self-aligned metal gate for vertical fets

Номер патента: US20170330965A1. Автор: Theodorus E. Standaert,Kangguo Cheng,Junli Wang,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-11-16.

Air-gap top spacer and self-aligned metal gate for vertical fets

Номер патента: US20180350939A1. Автор: Theodorus E. Standaert,Kangguo Cheng,Junli Wang,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2018-12-06.

Source/Drain Regions for High Electron Mobility Transistors (HEMT) and Methods of Forming Same

Номер патента: US20170084717A1. Автор: Huang Mao-Lin,Fan Chun-Hsiang,Lin Chun-Hsiung. Владелец: . Дата публикации: 2017-03-23.

SEMICONDUCTOR STRUCTURES WITH PAIR(S) OF VERTICAL FIELD EFFECT TRANSISTORS, EACH PAIR HAVING A SHARED SOURCE/DRAIN REGION AND METHODS OF FORMING THE STRUCTURES

Номер патента: US20150243765A1. Автор: Nowak Edward J.,ANDERSON Brent A.. Владелец: . Дата публикации: 2015-08-27.

Semiconductor device including gas spacers and method of manufacture

Номер патента: US12068389B2. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-20.

Method for making nanosheet CMOS device integrating atomic layer deposition process and replacement gate structure

Номер патента: US09911592B2. Автор: Michael A. Guillorn,Isaac Lauer,Bruce B. Doris,Xin Miao. Владелец: International Business Machines Corp. Дата публикации: 2018-03-06.

Method for making nanosheet CMOS device integrating atomic layer deposition process and replacement gate structure

Номер патента: US09812321B2. Автор: Michael A. Guillorn,Isaac Lauer,Bruce B. Doris,Xin Miao. Владелец: International Business Machines Corp. Дата публикации: 2017-11-07.

METHODS OF FORMING BOTTOM AND TOP SOURCE/DRAIN REGIONS ON A VERTICAL TRANSISTOR DEVICE

Номер патента: US20180083121A1. Автор: Chanemougame Daniel,Suvarna Puneet Harischandra,Bentley Steven J.. Владелец: . Дата публикации: 2018-03-22.

EPITAXIAL GROWTH OF MATERIAL ON SOURCE/DRAIN REGIONS OF FINFET STRUCTURE

Номер патента: US20160093720A1. Автор: Chudzik Michael P.,Krishnan Rishikesh,Greene Brian J.,Holt Judson R.,MO Renee T.,KE YUE,Harley Eric C. T.,Yang Yinxiao. Владелец: . Дата публикации: 2016-03-31.

Implantations for Forming Source/Drain Regions of Different Transistors

Номер патента: US20190279992A1. Автор: LIAW Jhon Jhy,Yu Dian-Sheg,Tsui Ren-Fen. Владелец: . Дата публикации: 2019-09-12.

Finfet devices with different fin heights in the channel and source/drain regions

Номер патента: US20150279999A1. Автор: Xiuyu Cai,Ruilong Xie,Andy C. Wei. Владелец: Globalfoundries Inc. Дата публикации: 2015-10-01.

Methods of forming epi semiconductor material on a recessed fin in the source/drain regions of a finfet device

Номер патента: US20180294348A1. Автор: Christopher M. Prindle,Ruilong Xie,Kwan-Yong Lim. Владелец: Globalfoundries Inc. Дата публикации: 2018-10-11.

FinFET spacer formation on gate sidewalls, between the channel and source/drain regions

Номер патента: US09806078B1. Автор: BALASUBRAMANIAN Pranatharthiharan,Soon-Cheon Seo,Christopher Prindle,Ruilong Xie,Tenko Yamashita,Pietro Montanini. Владелец: Globalfoundries Inc. Дата публикации: 2017-10-31.

Air gap formation between gate spacer and epitaxy structure

Номер патента: US20240088155A1. Автор: Yen-Ming Chen,Feng-Cheng Yang,Wei-Yang Lee,Kai-Hsuan LEE,Bo-Yu Lai. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-03-14.

Method of Forming a FinFET Having an Oxide Region in the Source/Drain Region

Номер патента: US20170025537A1. Автор: Chih-Hao Wang,Zhiqiang Wu,Jean-Pierre Colinge,Kuo-Cheng Ching,Ching-Wei Tsai. Владелец: Taiwan Semiconductor Manufacturing Company, Ltd.. Дата публикации: 2017-01-26.

Methods for Forming Recesses in Source/Drain Regions and Devices Formed Thereof

Номер патента: US20190371898A1. Автор: HUANG Yu-Lien. Владелец: . Дата публикации: 2019-12-05.

Methods for forming recesses in source/drain regions and devices formed thereof

Номер патента: US10714578B2. Автор: Yu-Lien Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-07-14.

Methods for forming recesses in source/drain regions and devices formed thereof

Номер патента: US10937877B2. Автор: Yu-Lien Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-03-02.

Fin cut during replacement gate formation

Номер патента: US09741823B1. Автор: Andrew M. Greene,John R. Sporre,Sivananda K. Kanakasabapathy,Balasubramanian S. Pranatharthiharan. Владелец: International Business Machines Corp. Дата публикации: 2017-08-22.

Method including a formation of a transistor and semiconductor structure including a first transistor and a second transistor

Номер патента: US09685457B2. Автор: Ralf Illgen,Stefan Flachowsky. Владелец: Globalfoundries Inc. Дата публикации: 2017-06-20.

Fin cut during replacement gate formation

Номер патента: US20180122708A1. Автор: Andrew M. Greene,John R. Sporre,Sivananda K. Kanakasabapathy,Balasubramanian S. Pranatharthiharan. Владелец: International Business Machines Corp. Дата публикации: 2018-05-03.

Fin cut during replacement gate formation

Номер патента: US20180122801A1. Автор: Andrew M. Greene,John R. Sporre,Sivananda K. Kanakasabapathy,Balasubramanian S. Pranatharthiharan. Владелец: International Business Machines Corp. Дата публикации: 2018-05-03.

Method including a formation of a transistor and semiconductor structure including a first transistor and a second transistor

Номер патента: US20170025442A1. Автор: Ralf Illgen,Stefan Flachowsky. Владелец: Globalfoundries Inc. Дата публикации: 2017-01-26.

Finfet with source/drain regions comprising an insulator layer

Номер патента: US20240021466A1. Автор: Tuoh Bin Ng,Tzu-Ching Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-01-18.

FinFet with source/drain regions comprising an insulator layer

Номер патента: US11823949B2. Автор: Tuoh Bin Ng,Tzu-Ching Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-21.

Controlling the shape of source/drain regions in FinFETs

Номер патента: US09515187B2. Автор: Kuan-Yu Chen,Hsueh-Chang Sung,Chien-Chang Su,Tsz-Mei Kwok,Hsien-Hsin Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-12-06.

Arsenic-doped epitaxial source/drain regions for NMOS

Номер патента: US12094881B2. Автор: Anand Murthy,Ritesh JHAVERI,Nicholas G. MINUTILLO,Ryan KEECH. Владелец: Intel Corp. Дата публикации: 2024-09-17.

Arsenic-doped epitaxial source/drain regions for nmos

Номер патента: US20230197729A1. Автор: Anand Murthy,Ritesh JHAVERI,Nicholas G. MINUTILLO,Ryan KEECH. Владелец: Intel Corp. Дата публикации: 2023-06-22.

Transistor with air gap under raised source/drain region in bulk semiconductor substrate

Номер патента: US11817479B2. Автор: Anthony K. Stamper,Steven M. Shank,Uzma B. Rana. Владелец: GlobalFoundries US Inc. Дата публикации: 2023-11-14.

Method for the formation of a finfet device with epitaxially grown source-drain regions having a reduced leakage path

Номер патента: US20160071772A1. Автор: Stephane Monfray,Nicolas Loubet,Ronald K. Sampson. Владелец: STMicroelectronics lnc USA. Дата публикации: 2016-03-10.

Methods of manufacturing semiconductor devices by forming source/drain regions before gate electrode separation

Номер патента: US09935017B2. Автор: Jeong-Yun Lee,Jung-Gun You,Eung-Gwan Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2018-04-03.

Methods of manufacturing semiconductor devices by forming source/drain regions before gate electrode separation

Номер патента: US09659827B2. Автор: Jeong-Yun Lee,Jung-Gun You,Eung-Gwan Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-05-23.

Method for the formation of a FinFET device with epitaxially grown source-drain regions having a reduced leakage path

Номер патента: US09601382B2. Автор: Stephane Monfray,Nicolas Loubet,Ronald K. Sampson. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-03-21.

Method for the formation of a finFET device with epitaxially grown source-drain regions having a reduced leakage path

Номер патента: US09601381B2. Автор: Ronald Kevin Sampson,Stephane Monfray,Nicolas Loubet. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-03-21.

Dual dopant source/drain regions and methods of forming same

Номер патента: US11935793B2. Автор: Yee-Chia Yeo,Yu-Chang Lin,Chun-Feng Nieh,Huicheng Chang,Tien-Shun Chang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-03-19.

Semiconductor memory devices having an undercut source/drain region

Номер патента: US20180197867A1. Автор: Hui Zang,Manfred Eller. Владелец: Globalfoundries Inc. Дата публикации: 2018-07-12.

Methods of manufacturing a FinFET by forming a hollow area in the epitaxial source/drain region

Номер патента: US11769820B2. Автор: Yen-Ming Chen,Feng-Cheng Yang,Wei-Yang Lee,Feng-Ching Chu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-09-26.

Semiconductor devices including source/drain regions having multiple epitaxial patterns

Номер патента: US09553190B2. Автор: HongSik Yoon,DongSuk Shin,Byeongchan Lee,Jinyeong Joe,Bonyoung Koo,Keum Seok Park,Jungho Yoo. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-01-24.

Methods of manufacturing semiconductor devices by forming source/drain regions before gate electrode separation

Номер патента: US20170221771A1. Автор: Jeong-Yun Lee,Jung-Gun You,Eung-Gwan Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-08-03.

Source/drain regions for fin field effect transistors and methods of forming same

Номер патента: US09923094B2. Автор: Chi-Wen Liu,Kuo-Cheng Ching. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-03-20.

Nanowire transistor structures with merged source/drain regions using auxiliary pillars

Номер патента: US09917200B2. Автор: Pouya Hashemi,Alexander Reznicek,Ali Khakifirooz. Владелец: International Business Machines Corp. Дата публикации: 2018-03-13.

Nanowire transistor structures with merged source/drain regions using auxiliary pillars

Номер патента: US09608063B2. Автор: Pouya Hashemi,Alexander Reznicek,Ali Khakifirooz. Владелец: International Business Machines Corp. Дата публикации: 2017-03-28.

Source/drain regions for fin field effect transistors and methods of forming same

Номер патента: US09577101B2. Автор: Chi-Wen Liu,Kuo-Cheng Ching. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-02-21.

Using a Metal-Containing Layer as an Etching Stop Layer and to Pattern Source/Drain Regions of a FinFET

Номер патента: US20200043804A1. Автор: Chen Yen-Ming,Yang Feng-Cheng,Chen Yen-Ting,LEE Wei-Yang. Владелец: . Дата публикации: 2020-02-06.

Structure and method of forming spacers on unfaceted raised source/drain regions

Номер патента: US20230352348A1. Автор: George R. Mulfinger,Shesh Mani Pandey,Md Nasir Uddin Bhuyian,Adam S. Rosenfeld,Selina A. Mala. Владелец: GlobalFoundries US Inc. Дата публикации: 2023-11-02.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20240297254A1. Автор: Wei-Fan Lee,Wen-Hsien TU. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-09-05.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US12021144B2. Автор: Wei-Fan Lee,Wen-Hsien TU. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-06-25.

FABRICATING TRANSISTORS HAVING RESURFACED SOURCE/DRAIN REGIONS WITH STRESSED PORTIONS

Номер патента: US20160225852A1. Автор: Chi Min-Hwa,Ray Shishir,KRISHNAN Bharat. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2016-08-04.

Field effect transistor with mixed-crystal-orientation channel and source/drain regions

Номер патента: EP1875508A2. Автор: MIN Yang,Katherine L. Saenger,Devendra K. Sadana,Joel P. Desouza,Chun-Yung Sung,Haizhou Yin. Владелец: International Business Machines Corp. Дата публикации: 2008-01-09.

Doping profile for strained source/drain region

Номер патента: US20230369491A1. Автор: Tze-Liang Lee,Chii-Horng Li,Hsueh-Chang Sung,Kun-Mu Li,Tsz-Mei Kwok. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-16.

Field effect transistor with mixed-crystal-orientation channel and source/drain regions

Номер патента: EP1875508A4. Автор: MIN Yang,Chun-Yung Sung,Katherine L Saenger,Haizhou Yin,Joel P Desouza,Devendra K Sadana. Владелец: International Business Machines Corp. Дата публикации: 2009-08-05.

Divot-free planarization dielectric layer for replacement gate

Номер патента: US20160276457A1. Автор: Sanjay Mehta,Hemanth Jagannathan. Владелец: International Business Machines Corp. Дата публикации: 2016-09-22.

Divot-free planarization dielectric layer for replacement gate

Номер патента: US09876091B2. Автор: Sanjay Mehta,Hemanth Jagannathan. Владелец: International Business Machines Corp. Дата публикации: 2018-01-23.

Divot-free planarization dielectric layer for replacement gate

Номер патента: US09356121B2. Автор: Sanjay Mehta,Hemanth Jagannathan. Владелец: International Business Machines Corp. Дата публикации: 2016-05-31.

Replacement gate process for semiconductor devices

Номер патента: US09917017B2. Автор: Ying-Ho Chen,Yung-Cheng Lu,Yu-Jen Shen. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-03-13.

Replacement gate process for semiconductor devices

Номер патента: US20230386937A1. Автор: Ying-Ho Chen,Yung-Cheng Lu,Yu-Jen Shen. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-30.

Methods of forming EPI semiconductor material on the source/drain regions of a FinFET device

Номер патента: US09887094B1. Автор: YI Qi,Hui Zhan,Yanping SHEN,Jianwei PENG,Hsien-Ching Lo. Владелец: Globalfoundries Inc. Дата публикации: 2018-02-06.

Air pocket between top and bottom source/drain regions

Номер патента: US20240339452A1. Автор: Brent A. Anderson,Ruilong Xie,Albert M. Chu,Junli Wang,Jay William Strane. Владелец: International Business Machines Corp. Дата публикации: 2024-10-10.

Novel source/drain regions for transistor devices and methods of forming same

Номер патента: US20210234045A1. Автор: Judson R. Holt,Baofu ZHU,Arkadiusz Malinowski,Shiv Kumar Mishra. Владелец: GlobalFoundries US Inc. Дата публикации: 2021-07-29.

Heterogeneous source drain region and extension region

Номер патента: US09472628B2. Автор: Kangguo Cheng,Pouya Hashemi,Alexander Reznicek,Ali Khakifirooz. Владелец: International Business Machines Corp. Дата публикации: 2016-10-18.

Semiconductor device having LDD-type source/drain regions and fabrication method thereof

Номер патента: US20020163037A1. Автор: Do-Hyung Kim,Jin-Ho Kim,Byung-Jun Hwang. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2002-11-07.

Semiconductor device having LDD-type source/drain regions and fabrication method thereof

Номер патента: US6818489B2. Автор: Do-Hyung Kim,Jin-Ho Kim,Byung-Jun Hwang. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2004-11-16.

Method of forming a multi-layer epitaxial source/drain region having varying concentrations of boron and germanium therein

Номер патента: US12068322B2. Автор: Yee-Chia Yeo,Ming-Hua Yu,Hung-Tai Chang,Han-Yu Tang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-20.

Semiconductor devices having source/drain regions with strain-inducing layers and methods of manufacturing such semiconductor devices

Номер патента: US20160308052A1. Автор: Byeong-Chan Lee,Jin-Bum Kim,Kwan-Heum Lee,Cho-Eun LEE,Su-Jin JUNG,Seok-Hoon Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2016-10-20.

Semiconductor devices having source/drain regions with strain-inducing layers and methods of manufacturing such semiconductor devices

Номер патента: US09755076B2. Автор: Byeong-Chan Lee,Jin-Bum Kim,Kwan-Heum Lee,Cho-Eun LEE,Su-Jin JUNG,Seok-Hoon Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-09-05.

Semiconductor devices having source/drain regions with strain-inducing layers and methods of manufacturing such semiconductor devices

Номер патента: US09553192B2. Автор: Byeong-Chan Lee,Jin-Bum Kim,Kwan-Heum Lee,Cho-Eun LEE,Su-Jin JUNG,Seok-Hoon Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-01-24.

Transistor Source/Drain Regions and Methods of Forming the Same

Номер патента: US20230275123A1. Автор: Yee-Chia Yeo,Chii-Horng Li,Li-Li Su,Wei-Min Liu,Cheng-Yen Wen,Tsz-Mei Kwok,Hui-Lin Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-08-31.

Method of manufacturing source/drain regions having a deep junction

Номер патента: EP1264337A1. Автор: David Donggang Wu. Владелец: Advanced Micro Devices Inc. Дата публикации: 2002-12-11.

Semiconductor Device Convex Source/Drain Region

Номер патента: US20200111712A1. Автор: Chii-Horng Li,Chien-I Kuo,Li-Li Su,Tzu-Ching Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-04-09.

Semiconductor Device Convex Source/Drain Region

Номер патента: US20200111711A1. Автор: Chii-Horng Li,Chien-I Kuo,Li-Li Su,Tzu-Ching Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-04-09.

Semiconductor Device Convex Source/Drain Region

Номер патента: US20190393095A1. Автор: Chii-Horng Li,Chien-I Kuo,Li-Li Su,Tzu-Ching Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-12-26.

Semiconductor device convex source/drain region

Номер патента: US11004745B2. Автор: Chii-Horng Li,Chien-I Kuo,Li-Li Su,Tzu-Ching Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-05-11.

Three part source/drain region structure for transistor

Номер патента: US20210320207A1. Автор: Haiting Wang,Judson R. Holt,Sipeng Gu. Владелец: GlobalFoundries US Inc. Дата публикации: 2021-10-14.

Transistor with phase transition material region between channel region and each source/drain region

Номер патента: US20220140131A1. Автор: Peter Javorka,Mohit Bajaj,Avinash Lahgere,Prashanth Paramahans Manik,Ali Icel. Владелец: GlobalFoundries US Inc. Дата публикации: 2022-05-05.

Raised source/drain regions in mos device

Номер патента: WO2008144629A1. Автор: Seetharaman Sridhar,Majid Mansoori. Владелец: TEXAS INSTRUMENTS INCORPORATED. Дата публикации: 2008-11-27.

Semiconductor device including dual-layer source/drain region

Номер патента: US09793400B2. Автор: Kangguo Cheng,Zhen Zhang,Robert H. Dennard. Владелец: International Business Machines Corp. Дата публикации: 2017-10-17.

Semiconductor device including dual-layer source/drain region

Номер патента: US09748336B2. Автор: Kangguo Cheng,Zhen Zhang,Robert H. Dennard. Владелец: International Business Machines Corp. Дата публикации: 2017-08-29.

Methods for high-k metal gate CMOS with SiC and SiGe source/drain regions

Номер патента: US09595585B2. Автор: Gang MAO. Владелец: Semiconductor Manufacturing International Shanghai Corp. Дата публикации: 2017-03-14.

Semiconductor Devices Having pFET with SiGe Gate Electrode and Embedded SiGe Source/Drain Regions and Methods of Making the Same

Номер патента: US20100297818A1. Автор: Jiang Yan,Roman Knoefler,Alois Gutmann,Jin-Ping Han,Yung Fu Chong,Jingyu Lian,Chris Stapelmann. Владелец: Individual. Дата публикации: 2010-11-25.

Gate-all-around field effect transistors having end portions of nanosheet channel layers adjacent to source/drain regions being wider than the center portions

Номер патента: US12094972B2. Автор: Kangguo Cheng,Ruilong Xie,Chanro Park,Julien Frougier. Владелец: GlobalFoundries US Inc. Дата публикации: 2024-09-17.

Device with diffusion blocking layer in source/drain region

Номер патента: US09947788B2. Автор: Shesh Mani Pandey,Pei ZHAO,Baofu ZHU,Francis L. Benistant. Владелец: Globalfoundries Inc. Дата публикации: 2018-04-17.

Dual Dopant Source/Drain Regions and Methods of Forming Same

Номер патента: US20240379446A1. Автор: Yee-Chia Yeo,Yu-Chang Lin,Chun-Feng Nieh,Huicheng Chang,Tien-Shun Chang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-11-14.

Vertical field effect transistors with metallic source/drain regions

Номер патента: US09728466B1. Автор: Rajasekhar Venigalla,Robert R. Robison,Reinaldo Vega,Hari V. Mallela. Владелец: International Business Machines Corp. Дата публикации: 2017-08-08.

Semiconductor devices including source/drain regions having antimony doped layer

Номер патента: US20210066455A1. Автор: Jaehong CHOI,JungHan LEE,Changhee Kim,Kihwan Kim,Suhyueon PARK. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2021-03-04.

Semiconductor devices including source/drain regions having antimony doped layers

Номер патента: US20220093739A1. Автор: Jaehong CHOI,JungHan LEE,Changhee Kim,Kihwan Kim,Suhyueon PARK. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2022-03-24.

Semiconductor device including source/drain region

Номер патента: US20220102497A1. Автор: Seung Hun Lee,Young Dae Cho,Su Jin Jung,Sung Uk JANG. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2022-03-31.

Gate-all-around field-effect transistors with source/drain regions having different germanium concentrations

Номер патента: EP4345906A1. Автор: Seokhoon Kim,Namkyu CHO,Jungtaek Kim,Pankwi Park,Seojin JEONG. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-04-03.

Transistors with hybrid source/drain regions

Номер патента: US20220028854A1. Автор: Wenjun Li,Man Gu. Владелец: GlobalFoundries US Inc. Дата публикации: 2022-01-27.

Semiconductor device including dual-layer source/drain region

Номер патента: US20170104101A1. Автор: Kangguo Cheng,Zhen Zhang,Robert H. Dennard. Владелец: International Business Machines Corp. Дата публикации: 2017-04-13.

Semiconductor device including dual-layer source/drain region

Номер патента: US20170104065A1. Автор: Kangguo Cheng,Zhen Zhang,Robert H. Dennard. Владелец: International Business Machines Corp. Дата публикации: 2017-04-13.

Constrained epitaxial source/drain regions on semiconductor-on-insulator finfet device

Номер патента: US20150357412A1. Автор: Brian J. Greene,Arvind Kumar,Dan M. Mocuta. Владелец: International Business Machines Corp. Дата публикации: 2015-12-10.

Transistor source/drain regions and methods of forming the same

Номер патента: US12080759B2. Автор: Yee-Chia Yeo,Wei-Yuan Lu,Chien-I Kuo,Chia-Pin Lin,Wei-Jen Lai,Yan-Ting Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-09-03.

Device with epitaxial source/drain region

Номер патента: US20240321966A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-09-26.

Transistor source/drain regions

Номер патента: US20240371930A1. Автор: Yee-Chia Yeo,Wei-Yuan Lu,Chien-I Kuo,Chia-Pin Lin,Wei-Jen Lai,Yan-Ting Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-11-07.

Integrated circuit devices with source/drain regions including multiple segments

Номер патента: US09443852B2. Автор: Dong-Hyun Kim,Bok-Young LEE,Jeong-Yun Lee,Yeong-Jong Jeong. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2016-09-13.

Semiconductor memory devices having an undercut source/drain region

Номер патента: US20190198503A1. Автор: Hui Zang,Manfred Eller. Владелец: Globalfoundries Inc. Дата публикации: 2019-06-27.

Semiconductor memory devices having an undercut source/drain region

Номер патента: US10157927B2. Автор: Hui Zang,Manfred Eller. Владелец: Globalfoundries Inc. Дата публикации: 2018-12-18.

Using selectively formed cap layers to form self-aligned contacts to source/drain regions

Номер патента: US20210280690A1. Автор: Kangguo Cheng,ChoongHyun Lee,Ruilong Xie,Chanro Park. Владелец: International Business Machines Corp. Дата публикации: 2021-09-09.

Transistor Source/Drain Regions and Methods of Forming the Same

Номер патента: US20230420520A1. Автор: Chih-Hao Wang,Kuo-Cheng Chiang,Zhi-Chang Lin,Jung-Hung CHANG,Shih-Cheng Chen,Tsung-Han CHUANG,Kai-Lin Chuang,Chien Ning Yao. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-12-28.

Source/Drain Regions of Semiconductor Devices and Methods of Forming the Same

Номер патента: US20220231019A1. Автор: Chien-I Kuo,Li-Li Su,Cheng-Wen Cheng,Yi-Fang Pai,Wei Hao Lu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-07-21.

Source/drain regions of semiconductor devices and methods of forming the same

Номер патента: US11804487B2. Автор: Chien-I Kuo,Li-Li Su,Cheng-Wen Cheng,Yi-Fang Pai,Wei Hao Lu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-10-31.

Source/Drain Regions of Semiconductor Devices and Methods of Forming the Same

Номер патента: US20230378176A1. Автор: Chien-I Kuo,Li-Li Su,Cheng-Wen Cheng,Yi-Fang Pai,Wei Hao Lu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-23.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20210193831A1. Автор: Pei-Ren Jeng,Chii-Horng Li,Chien-Wei Lee,Hsueh-Chang Sung,Yen-Ru LEE,Tzu-Hsiang HSU,Yan-Ting Lin,Heng-Wen Ting,Chih-Yun CHIN,Roger Tai,Davie Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-06-24.

Field effect transistor with shallow trench isolation features within source/drain regions

Номер патента: US11764225B2. Автор: Anthony K. Stamper,Steven M. Shank,Siva P. Adusumilli,Uzma Rana. Владелец: GlobalFoundries US Inc. Дата публикации: 2023-09-19.

Transistors with source/drain regions having sections of epitaxial semiconductor material

Номер патента: US20210305103A1. Автор: Haiting Wang,Sipeng Gu,Judson Holt,Bangun Indajang. Владелец: GlobalFoundries US Inc. Дата публикации: 2021-09-30.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20190378920A1. Автор: Pei-Ren Jeng,Chii-Horng Li,Chien-Wei Lee,Hsueh-Chang Sung,Yen-Ru LEE,Tzu-Hsiang HSU,Yan-Ting Lin,Heng-Wen Ting,Chih-Yun CHIN,Roger Tai,Davie Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-12-12.

Field effect transistor with shallow trench isolation features within source/drain regions

Номер патента: US20230378183A1. Автор: Anthony K. Stamper,Steven M. Shank,Siva P. Adusumilli,Uzma Rana. Владелец: GlobalFoundries US Inc. Дата публикации: 2023-11-23.

Source/drain regions of finfet devices and methods of forming same

Номер патента: US20230352589A1. Автор: Hsueh-Chang Sung,Yen-Ru LEE,Kun-Mu Li,Heng-Wen Ting. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-02.

Interfacial layer between fin and source/drain region

Номер патента: US11735668B2. Автор: Pei-Ren Jeng,Chii-Horng Li,Chien-Wei Lee,Hsueh-Chang Sung,Yen-Ru LEE,Tzu-Hsiang HSU,Yan-Ting Lin,Heng-Wen Ting,Chih-Yun CHIN,Roger Tai,Davie Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-08-22.

Semiconductor devices with shaped portions of elevated source/drain regions

Номер патента: US20160233334A1. Автор: Sang-Woo Lee,Chul-Sung Kim,Dae-Yong Kim,Sang-Bom Kang,Hyo-Seok Choi,Jeong-Ik KIM,Chung-Hwan Shin,Je-Hyung Ryu. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2016-08-11.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20200006548A1. Автор: Pei-Ren Jeng,Chii-Horng Li,Chien-Wei Lee,Hsueh-Chang Sung,Yen-Ru LEE,Tzu-Hsiang HSU,Yan-Ting Lin,Heng-Wen Ting,Chih-Yun CHIN,Roger Tai,Davie Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-01-02.

Interfacial layer between fin and source/drain region

Номер патента: US10944005B2. Автор: Pei-Ren Jeng,Chii-Horng Li,Chien-Wei Lee,Hsueh-Chang Sung,Yen-Ru LEE,Tzu-Hsiang HSU,Yan-Ting Lin,Heng-Wen Ting,Chih-Yun CHIN,Roger Tai,Davie Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-03-09.

Silicidation of source/drain region of vertical field effect transistor (vfet) structure

Номер патента: US20210242025A1. Автор: Min Gyu Kim,Hwi Chan Jun. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2021-08-05.

Constrained epitaxial source/drain regions on semiconductor-on-insulator finfet device

Номер патента: US20150279958A1. Автор: Brian J. Greene,Arvind Kumar,Dan M. Mocuta. Владелец: International Business Machines Corp. Дата публикации: 2015-10-01.

Device with epitaxial source/drain region

Номер патента: US20220102496A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-03-31.

Device with epitaxial source/drain region

Номер патента: US12046636B2. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-07-23.

Device with epitaxial source/drain region

Номер патента: US20220393000A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-12-08.

Asymmetric multi-gate FinFET

Номер патента: US09548379B1. Автор: Andres Bryant,Huiming Bu,Sivananda K. Kanakasabapathy,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-01-17.

Asymmetric multi-gate finFET

Номер патента: US09543435B1. Автор: Andres Bryant,Huiming Bu,Sivananda K. Kanakasabapathy,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-01-10.

Gate spacers and methods of forming same

Номер патента: US09536980B1. Автор: Chao-Cheng Chen,Chun-Hung Lee,Yuan-Sheng Huang,Hua Feng Chen,Po-Hsueh Li. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-01-03.

PREVENTING BRIDGE FORMATION BETWEEN REPLACEMENT GATE AND SOURCE/DRAIN REGION THROUGH STI STRUCTURE

Номер патента: US20180033870A1. Автор: Huang Haigou,Wu Xusheng,DAI Xintuo. Владелец: . Дата публикации: 2018-02-01.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US12142533B2. Автор: I-Sheng Chen,Chao-Ching Cheng,Tzu-Chiang CHEN,Hung-Li Chiang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-11-12.

HETEROGENEOUS SOURCE DRAIN REGION AND EXTENSION REGION

Номер патента: US20180069124A1. Автор: Cheng Kangguo,Reznicek Alexander,Khakifirooz Ali,Hashemi Pouya. Владелец: . Дата публикации: 2018-03-08.

HETEROGENEOUS SOURCE DRAIN REGION AND EXTENSION REGION

Номер патента: US20160359046A1. Автор: Cheng Kangguo,Reznicek Alexander,Khakifirooz Ali,Hashemi Pouya. Владелец: . Дата публикации: 2016-12-08.

WRAPAROUND CONTACT SURROUNDING SOURCE/DRAIN REGIONS OF INTEGRATED CIRCUIT STRUCTURES AND METHOD OF FORMING SAME

Номер патента: US20200075738A1. Автор: Xie Ruilong,Economikos Laertis,Zang Hui,Pandey Shesh M.. Владелец: . Дата публикации: 2020-03-05.

SEMICONDUCTOR DEVICE INCLUDING DUAL-LAYER SOURCE/DRAIN REGION

Номер патента: US20170104065A1. Автор: Cheng Kangguo,Zhang Zhen,Dennard Robert H.. Владелец: . Дата публикации: 2017-04-13.

SELF-ALIGNED VERTICAL FIELD-EFFECT TRANSISTOR WITH EPITAXIALLY GROWN BOTTOM AND TOP SOURCE DRAIN REGIONS

Номер патента: US20190189522A1. Автор: Cheng Kangguo,Yamashita Tenko,Zhang Chen,Mochizuki Shogo. Владелец: . Дата публикации: 2019-06-20.

Selective NFET/PFET Recess of Source/Drain Regions

Номер патента: US20200185278A1. Автор: Chen Chien-An,WANG Peng,Lin Huan-Just,Chen Huang-Ming,Wang Guan-Ren,Chang Yun-Min. Владелец: . Дата публикации: 2020-06-11.

TRANSISTOR HAVING CONFINED SOURCE/DRAIN REGIONS WITH WRAP-AROUND SOURCE/DRAIN CONTACTS

Номер патента: US20210226032A1. Автор: Cheng Kangguo,Reznicek Alexander,Xie Ruilong,Bergendahl Marc A.. Владелец: . Дата публикации: 2021-07-22.

METHODS OF FORMING EPI SEMICONDUCTOR MATERIAL ON A RECESSED FIN IN THE SOURCE/DRAIN REGIONS OF A FINFET DEVICE

Номер патента: US20180294348A1. Автор: Xie Ruilong,Prindle Christopher M.,Lim Kwan-Yong. Владелец: . Дата публикации: 2018-10-11.

SELECTIVE NFET/PFET RECESS OF SOURCE/DRAIN REGIONS

Номер патента: US20190333820A1. Автор: Chen Chien-An,WANG Peng,Lin Huan-Just,Chen Huang-Ming,Wang Guan-Ren,Chang Yun-Min. Владелец: . Дата публикации: 2019-10-31.

Hybrid Source Drain Regions Formed Based on Same Fin and Methods Forming Same

Номер патента: US20210020524A1. Автор: Wang Chih-hao,Lin Chun-Hsiung,WANG Pei-Hsun,Chen Shih-Cheng. Владелец: . Дата публикации: 2021-01-21.

Hybrid Source Drain Regions Formed Based on Same Fin and Methods Forming Same

Номер патента: US20210327768A1. Автор: Wang Chih-hao,Lin Chun-Hsiung,WANG Pei-Hsun,Chen Shih-Cheng. Владелец: . Дата публикации: 2021-10-21.

Enhanced method of introducing a stress in a transistor channel by means of sacrificial sources/drain regions and gate replacement

Номер патента: US09431538B2. Автор: Pierre Morin,Shay REBOH. Владелец: STMicroelectronics lnc USA. Дата публикации: 2016-08-30.

Embedded stressors in epitaxy source/drain regions

Номер патента: US20230377979A1. Автор: Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-23.

Fabricating field effect transistor(s) with stressed channel region(s) and low-resistance source/drain regions

Номер патента: US09735057B2. Автор: Min-Hwa Chi,Shashidhar Shreeshail SHINTRI. Владелец: Globalfoundries Inc. Дата публикации: 2017-08-15.

Methods of forming graphene contacts on source/drain regions of FinFET devices

Номер патента: US09972537B2. Автор: Ajey Poovannummoottil Jacob. Владелец: Globalfoundries Inc. Дата публикации: 2018-05-15.

Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method

Номер патента: US09685456B2. Автор: John Hongguang Zhang. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-06-20.

Crystallized silicon carbon replacement material for nmos source/drain regions

Номер патента: US20180374951A1. Автор: Glenn A. Glass,Karthik Jambunathan,Anand S. Murthy,Chandra S. Mohapatra,Daniel B. Aubertine,Jacob M. Jensen. Владелец: Intel Corp. Дата публикации: 2018-12-27.

Semiconductor device including a layer between a source/drain region and a substrate

Номер патента: US11765878B2. Автор: Yi-Hsun CHIU,Kam-Tou SIO. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-09-19.

Source/Drain Regions and Methods of Forming Same

Номер патента: US20240379454A1. Автор: Yee-Chia Yeo,Chii-Horng Li,Li-Li Su,Hui-Lin Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-11-14.

Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method

Номер патента: US20200119049A1. Автор: John Hongguang Zhang. Владелец: STMicroelectronics lnc USA. Дата публикации: 2020-04-16.

Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method

Номер патента: US20180350839A1. Автор: John Hongguang Zhang. Владелец: STMicroelectronics lnc USA. Дата публикации: 2018-12-06.

Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method

Номер патента: US20170069661A1. Автор: John Hongguang Zhang. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-03-09.

Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method

Номер патента: US20170250198A1. Автор: John Hongguang Zhang. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-08-31.

Trench-gate transistor with gate dielectric having a first thickness between the gate electrode and the channel region and a second greater thickness between the gate electrode and the source/drain regions

Номер патента: US20220238675A1. Автор: Ning Li. Владелец: Changxin Memory Technologies Inc. Дата публикации: 2022-07-28.

Silicide-sandwiched source/drain region and method of fabricating same

Номер патента: US20210376091A1. Автор: Chung-Hui Chen,Jui-Cheng Huang,Tung-Tsun Chen. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-12-02.

Semiconductor device with silicided source/drain region

Номер патента: US20180197955A1. Автор: Chun-Chieh Lin,Chao-Hsiung Wang,Yee-Chia Yeo,Chenming Hu,Chien-Chao Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-07-12.

Silicon germanium source/drain regions

Номер патента: US09887290B2. Автор: Clement Hsingjen Wann,Chih-Hsin Ko,Yao-Tsung Huang,Ji-Yin Tsai. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-02-06.

FinFET with a single contact to multiple fins bridged together to form a source/drain region of the transistor

Номер патента: US09595611B2. Автор: Nam-Kyu Kim,Byeong-Chan Lee,Bon-young Koo,Su-Jin JUNG,Seok-Hoon Kim,Woo-Bin Song. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-03-14.

Graphene contacts on source/drain regions of FinFET devices

Номер патента: US10325812B2. Автор: Ajey Poovannummoottil Jacob. Владелец: Globalfoundries Inc. Дата публикации: 2019-06-18.

Source/Drain Regions and Methods of Forming Same

Номер патента: US20230377989A1. Автор: Yee-Chia Yeo,Chii-Horng Li,Li-Li Su,Hui-Lin Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-23.

Semiconductor Device Including a Layer Between a Source/Drain Region and a Substrate

Номер патента: US20230389259A1. Автор: Yi-Hsun CHIU,Kam-Tou SIO. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-30.

FinFET semiconductor devices including recessed source-drain regions on a bottom semiconductor layer and methods of fabricating the same

Номер патента: US09716176B2. Автор: Mark S. Rodder,Borna J. Obradovic,Robert C. Bowen. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-07-25.

Vertical transport field-effect transistor structure having increased effective width and self-aligned anchor for source/drain region formation

Номер патента: US20210391444A1. Автор: Takashi Ando,Pouya Hashemi,Alexander Reznicek,Ruilong Xie. Владелец: International Business Machines Corp. Дата публикации: 2021-12-16.

Vertical transport field-effect transistor structure having increased effective width and self-aligned anchor for source/drain region formation

Номер патента: US20210057568A1. Автор: Takashi Ando,Pouya Hashemi,Alexander Reznicek,Ruilong Xie. Владелец: International Business Machines Corp. Дата публикации: 2021-02-25.

Semiconductor device having epitaxy source/drain regions

Номер патента: US11916071B2. Автор: Ming-Hua Yu,Kun-Mu Li,Tsz-Mei Kwok,Yi-Jing Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-02-27.

Semiconductor device having epitaxy source/drain regions

Номер патента: US20220181320A1. Автор: Ming-Hua Yu,Kun-Mu Li,Tsz-Mei Kwok,Yi-Jing Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-06-09.

Method of forming source/drain regions with expanded widths

Номер патента: US12034077B2. Автор: Chi-Wen Liu,Kuo-Cheng Chiang,Ying-Keung Leung. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-07-09.

EPI integrality on source/drain region of FinFET

Номер патента: US10332980B2. Автор: Zhaoxu Shen. Владелец: Semiconductor Manufacturing International Shanghai Corp. Дата публикации: 2019-06-25.

Semiconductor device with multi-layered source/drain regions having different dopant concentrations and manufacturing method thereof

Номер патента: US11776851B2. Автор: Shih-Chieh Chang,Cheng-Han Lee,Shahaji B. More,Zheng-Yang Pan,Chih-Yu MA. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-10-03.

Semiconductor Device with Multi-Layered Source/Drain Regions Having Different Dopant Concentrations and Manufacturing Method Thereof

Номер патента: US20220262681A1. Автор: Shih-Chieh Chang,Cheng-Han Lee,Shahaji B. More,Zheng-Yang Pan,Chih-Yu MA. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-08-18.

III-V vertical field effect transistors with tunable bandgap source/drain regions

Номер патента: US09786768B1. Автор: Kangguo Cheng,Karthik Balakrishnan,Pouya Hashemi,Alexander Reznicek. Владелец: International Business Machines Corp. Дата публикации: 2017-10-10.

III-V vertical field effect transistors with tunable bandgap source/drain regions

Номер патента: US09640667B1. Автор: Kangguo Cheng,Karthik Balakrishnan,Pouya Hashemi,Alexander Reznicek. Владелец: International Business Machines Corp. Дата публикации: 2017-05-02.

Vertical field effect transistors with metallic source/drain regions

Номер патента: US20170317177A1. Автор: Rajasekhar Venigalla,Robert R. Robison,Reinaldo Vega,Hari V. Mallela. Владелец: International Business Machines Corp. Дата публикации: 2017-11-02.

Vertical field effect transistors with metallic source/drain regions

Номер патента: US09859384B2. Автор: Rajasekhar Venigalla,Robert R. Robison,Reinaldo Vega,Hari V. Mallela. Владелец: International Business Machines Corp. Дата публикации: 2018-01-02.

Epitaxial source/drain regions in FinFETs and methods for forming the same

Номер патента: US09496398B2. Автор: Tung Ying Lee,Chen-Han Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-11-15.

Methods of making transistor devices with elevated source/drain regions to accommodate consumption during metal silicide formation process

Номер патента: US09490344B2. Автор: Jan Hoentschel,Thilo Scheiper,Stefan Flachowsky. Владелец: Globalfoundries Inc. Дата публикации: 2016-11-08.

Integrated circuit devices including metallic source/drain regions

Номер патента: US20230420459A1. Автор: Jaehong Lee,Kang-ill Seo,Sooyoung Park,Byounghak Hong,Wookhyun Kwon. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2023-12-28.

Source/drain regions in integrated circuit structures

Номер патента: US20240162289A1. Автор: Guillaume Bouche,Sean T. MA,Andy Chih-Hung Wei. Владелец: Intel Corp. Дата публикации: 2024-05-16.

Source/drain regions in integrated circuit structures

Номер патента: US11916106B2. Автор: Guillaume Bouche,Sean T. MA,Andy Chih-Hung Wei. Владелец: Intel Corp. Дата публикации: 2024-02-27.

Gate-all-around (gaa) transistors with shallow source/drain regions and methods of fabricating the same

Номер патента: US20220037493A1. Автор: Kern Rim,Stanley Seungchul SONG,Peijie Feng. Владелец: Qualcomm Inc. Дата публикации: 2022-02-03.

Multi-channel field effect transistors with enhanced multi-layered source/drain regions

Номер патента: US20230141852A1. Автор: Yang Xu,Sanggil Lee,DongSuk Shin,Namkyu CHO,Jungtaek Kim,Pankwi Park,Ryong Ha,Dohyun GO. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2023-05-11.

Source/drain regions in integrated circuit structures

Номер патента: US20220344459A1. Автор: Guillaume Bouche,Sean T. MA,Andy Chih-Hung Wei. Владелец: Intel Corp. Дата публикации: 2022-10-27.

Source/drain regions in integrated circuit structures

Номер патента: US20210305365A1. Автор: Guillaume Bouche,Sean T. MA,Andy Chih-Hung Wei. Владелец: Intel Corp. Дата публикации: 2021-09-30.

Method of reducing junction capacitance of source/drain region

Номер патента: US6383883B1. Автор: Kuan-Cheng Su,Yao-Chin Cheng. Владелец: United Microelectronics Corp. Дата публикации: 2002-05-07.

Semiconductor device having dislocation loop located within boundary created by source/drain regions and method of manufacture

Номер патента: WO2006081287A3. Автор: Jihong Chen,Kaiping Liu,Amitabh Jain,Antonio Luis Pacheco Rotondaro. Владелец: Antonio Luis Pacheco Rotondaro. Дата публикации: 2006-12-28.

Source/Drain Regions of Semiconductor Device and Methods of Forming the Same

Номер патента: US20230317785A1. Автор: Yee-Chia Yeo,Chii-Horng Li,Li-Li Su,Wei-Min Liu,Wei Hao Lu,Yung-Chun Yang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-10-05.

3dsfet device including restructured lower source/drain region having increased contact area

Номер патента: US20240304669A1. Автор: Kang-ill Seo,Myung YANG,Keumseok PARK. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-09-12.

Semiconductor device having a multilayer source/drain region and methods of manufacture

Номер патента: US12132118B2. Автор: Yee-Chia Yeo,Li-Li Su,Wei-Min Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-29.

Device with stepped source/drain region profile

Номер патента: US7335959B2. Автор: Bernhard Sell,Chris Auth,Sunit Tyagi,Giuseppe Curello. Владелец: Intel Corp. Дата публикации: 2008-02-26.

Amorphization and regrowth of source-drain regions from the bottom-side of a semiconductor assembly

Номер патента: US20240006489A1. Автор: Tahir Ghani,Willy Rachmady,Rishabh Mehandru,Aaron Lilak,Harold Kennel. Владелец: Intel Corp. Дата публикации: 2024-01-04.

Amorphization and regrowth of source-drain regions from the bottom-side of a semiconductor assembly

Номер патента: US11798991B2. Автор: Tahir Ghani,Willy Rachmady,Rishabh Mehandru,Aaron Lilak,Harold Kennel. Владелец: Intel Corp. Дата публикации: 2023-10-24.

Field-effect transistor with uniform source/drain regions on self-aligned direct backside contact structures of backside power distribution network (bspdn)

Номер патента: US20240105615A1. Автор: Kang-ill Seo,Jongjin Lee,Wonhyuk HONG. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-03-28.

Field-effect transistor with uniform source/drain regions on self-aligned direct backside contact structures of backside power distribution network (bspdn)

Номер патента: EP4345905A1. Автор: Kang-ill Seo,Jongjin Lee,Wonhyuk HONG. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-04-03.

Transistors with asymmetric source/drain regions

Номер патента: US20240145538A1. Автор: Kangguo Cheng,Ruilong Xie,Chanro Park,Min Gyu Sung,Julien Frougier. Владелец: International Business Machines Corp. Дата публикации: 2024-05-02.

Methods of forming integrated circuitry and methods of forming elevated source/drain regions of a field effect transistor

Номер патента: US20010009791A1. Автор: Lyle Jones,Aftab Ahmad. Владелец: Individual. Дата публикации: 2001-07-26.

Nanostructure field-effect transistors with enhanced mobility source/drain regions

Номер патента: US09978836B1. Автор: Bartlomiej J. Pawlak. Владелец: Globalfoundries Inc. Дата публикации: 2018-05-22.

Nanostructure field-effect transistors with enhanced mobility source/drain regions

Номер патента: US20180130878A1. Автор: Bartlomiej J. Pawlak. Владелец: Globalfoundries Inc. Дата публикации: 2018-05-10.

MOS device with epitaxial structure associated with source/drain region and method of forming the same

Номер патента: US09673324B1. Автор: Shu-Yen Chan,Neng-Hui Yang,Yu-Shu Lin,I-Cheng Hu,Tien-I Wu. Владелец: United Microelectronics Corp. Дата публикации: 2017-06-06.

Methods of forming semiconductor devices, including forming a metal layer on source/drain regions

Номер патента: US09601586B1. Автор: Mark S. Rodder,Jorge A. Kittl,Joon Goo Hong. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-03-21.

Process for manufacturing a CMOS circuit with all-around dielectrically insulated source-drain regions

Номер патента: US6124156A. Автор: Martin Kerber,Dietrich Widmann. Владелец: INFINEON TECHNOLOGIES AG. Дата публикации: 2000-09-26.

Backside power element connection to source/drain region

Номер патента: US20240079327A1. Автор: Theodorus E. Standaert,Ruilong Xie,Kisik Choi,Nicolas Jean Loubet. Владелец: International Business Machines Corp. Дата публикации: 2024-03-07.

Composite contact between backside power element and source/drain region

Номер патента: US20240112986A1. Автор: Oscar van der Straten,Alexander Reznicek,Koichi Motoyama,Tsung-Sheng KANG. Владелец: International Business Machines Corp. Дата публикации: 2024-04-04.

Methods of forming integrated circuitry, methods of forming elevated source/drain regions of a field effect transistor, and methods of forming field effect transistors

Номер патента: US20020197804A1. Автор: Lyle Jones,Aftab Ahmad. Владелец: Individual. Дата публикации: 2002-12-26.

Simplified gate to source/drain region connections

Номер патента: US20180240885A1. Автор: David Pritchard,Scott D. Luning,Tuhin Guha Neogi,Kasun Anupama Punchihewa. Владелец: Globalfoundries Inc. Дата публикации: 2018-08-23.

CMOS structure with maximized polysilicon gate activation and a method for selectively maximizing doping activation in gate, extension, and source/drain regions

Номер патента: US20020173105A1. Автор: Fariborz Assaderaghi,Heemyong Park,Dominic Schepis. Владелец: International Business Machines Corp. Дата публикации: 2002-11-21.

STRUCTURE TO ENABLE TITANIUM CONTACT LINER ON pFET SOURCE/DRAIN REGIONS

Номер патента: US20200127132A1. Автор: Alexander Reznicek,Keith E. Fogel,Veeraraghavan S. Basker,Nicole S. Munro. Владелец: International Business Machines Corp. Дата публикации: 2020-04-23.

Methods of forming replacement gate structures on finfet devices and the resulting devices

Номер патента: US20160133719A1. Автор: Xiuyu Cai,Ruilong Xie. Владелец: Globalfoundries Inc. Дата публикации: 2016-05-12.

Methods of forming replacement gate structures on finFET devices and the resulting devices

Номер патента: US09478634B2. Автор: Xiuyu Cai,Ruilong Xie. Владелец: Globalfoundries Inc. Дата публикации: 2016-10-25.

Gate spacer structure and method of forming same

Номер патента: US12062709B2. Автор: Tsung-Lin Lee,Liang-Yin Chen,Huicheng Chang,Wei-Ting Chien,Yi-Hsiu Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-13.

Replacement gate structure with low-K sidewall spacer for semiconductor devices

Номер патента: US09431507B2. Автор: Ruilong Xie,Kisik Choi. Владелец: Globalfoundries Inc. Дата публикации: 2016-08-30.

Gate Spacer Structure and Method of Forming Same

Номер патента: US20230307525A1. Автор: Tsung-Lin Lee,Liang-Yin Chen,Huicheng Chang,Wei-Ting Chien,Yi-Hsiu Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-09-28.

Dielectric constant reduction of gate spacer

Номер патента: US20200135887A1. Автор: Chang-Miao Liu,xu-sheng Wu,Hui-Ling SHANG. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-04-30.

Replacement gate process

Номер патента: US09385044B2. Автор: Tom Lii. Владелец: Texas Instruments Inc. Дата публикации: 2016-07-05.

Dielectric preservation in a replacement gate process

Номер патента: US09916982B1. Автор: John Zhang,Xusheng Wu,Haigou Huang. Владелец: Globalfoundries Inc. Дата публикации: 2018-03-13.

Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes

Номер патента: US09698061B2. Автор: Huiming Bu,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-07-04.

Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes

Номер патента: US09514998B1. Автор: Huiming Bu,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2016-12-06.

Polysilicon resistor formation in silicon-on-insulator replacement metal gate finfet processes

Номер патента: US20160336238A1. Автор: Huiming Bu,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2016-11-17.

Polysilicon resistor formation in silicon-on-insulator replacement metal gate finfet processes

Номер патента: US20160336348A1. Автор: Huiming Bu,Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2016-11-17.

Replacement gate structures for semiconductor devices

Номер патента: US20130270656A1. Автор: HAO Zhang,Dina Triyoso. Владелец: Globalfoundries Inc. Дата публикации: 2013-10-17.

Method of manufacturing a field effect transistor by tilted implantation of dopants into inner sidewalls of gate spacers

Номер патента: US12062707B2. Автор: Chang-Miao Liu,xu-sheng Wu,Wei-Lun Min. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-13.

Semiconductor device structure with gate spacer having protruding bottom portion and method for forming the same

Номер патента: US09997417B2. Автор: Yung-Tsun LIU. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-06-12.

Semiconductor device structure with gate spacer having protruding bottom portion and method for forming the same

Номер патента: US09502412B2. Автор: Yung-Tsun LIU. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-11-22.

Integrated circuits including replacement gate structures and methods for fabricating the same

Номер патента: US20160163824A1. Автор: Min-Hwa Chi,Xusheng Wu,Dong-woon Shin. Владелец: Globalfoundries Inc. Дата публикации: 2016-06-09.

Gate length control for vertical transistors and integration with replacement gate flow

Номер патента: US09685537B1. Автор: Kangguo Cheng,Ruilong Xie,Tenko Yamashita,Chun-Chen Yeh. Владелец: Globalfoundries Inc. Дата публикации: 2017-06-20.

Replacement gate methods that include treating spacers to widen gate

Номер патента: US11908695B2. Автор: Xiong-Fei Yu,Chi On Chui,Shu-Han Chen,Tsung-Ju CHEN,Ta-Hsiang Kung. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-02-20.

Work function metal fill for replacement gate fin field effect transistor process

Номер патента: US20160300721A1. Автор: Hong He,Yongan Xu,Junli Wang,Yunpeng Yin. Владелец: International Business Machines Corp. Дата публикации: 2016-10-13.

Work function metal fill for replacement gate fin field effect transistor process

Номер патента: US10147803B2. Автор: Hong He,Yongan Xu,Junli Wang,Yunpeng Yin. Владелец: International Business Machines Corp. Дата публикации: 2018-12-04.

Method for forming memory device involving ion implantation of the control gate spacer and wet etching process to expose sidewall of control gate

Номер патента: US10896911B2. Автор: Cheng-Ta Yang,Hsu-Chi Cho. Владелец: Winbond Electronics Corp. Дата публикации: 2021-01-19.

Replacement Gate Methods That Include Treating Spacers to Widen Gate

Номер патента: US20240145250A1. Автор: Xiong-Fei Yu,Chi On Chui,Shu-Han Chen,Tsung-Ju CHEN,Ta-Hsiang Kung. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-05-02.

Work function metal fill for replacement gate fin field effect transistor process

Номер патента: US20160329415A1. Автор: Hong He,Yongan Xu,Junli Wang,Yunpeng Yin. Владелец: International Business Machines Corp. Дата публикации: 2016-11-10.

Work function metal fill for replacement gate fin field effect transistor process

Номер патента: US10164060B2. Автор: Hong He,Yongan Xu,Junli Wang,Yunpeng Yin. Владелец: International Business Machines Corp. Дата публикации: 2018-12-25.

Methods for chamfering work function material layers in gate cavities having varying widths

Номер патента: US20190348508A1. Автор: Hui Zang,Guowei Xu,Rongtao Lu. Владелец: Globalfoundries Inc. Дата публикации: 2019-11-14.

Semiconductor device and display device comprising an oxide semiconductor channel region having a different crystal orientation than source/drain regions

Номер патента: US09748399B2. Автор: Masahiro Takahashi,Kenichi Okazaki,Shigeyasu Mori,Junichi Koezuka,Takuya Matsuo,Yosuke Kanzaki,Hiroshi Matsukizono. Владелец: Semiconductor Energy Laboratory Co Ltd. Дата публикации: 2017-08-29.

Gate spacer structures and methods for forming the same

Номер патента: US20200251571A1. Автор: Ming-Hsi Yeh,Clement Hsingjen Wann,Yu-Ming Lin,Chun Hsiung Tsai,Kuo-Feng Yu,Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-08-06.

Gate spacer structure of FinFET device

Номер патента: US11810963B2. Автор: Chih-Hao Chang,Chung-Ting LI,Jen-Hsiang Lu,Bi-Fen Wu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-07.

Gate spacer structure of finfet device

Номер патента: US20200135892A1. Автор: Chih-Hao Chang,Chung-Ting LI,Jen-Hsiang Lu,Bi-Fen Wu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-04-30.

Gate Spacer Structure of FinFET Device

Номер патента: US20200403085A1. Автор: Chih-Hao Chang,Chung-Ting LI,Jen-Hsiang Lu,Bi-Fen Wu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-12-24.

Semiconductor device including a gate structure

Номер патента: US11955523B2. Автор: Minwoo Song,Wandon Kim,Namgyu Cho,Ohseong Kwon,HyeokJun Son,Jinkyu Jang. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-04-09.

Semiconductor device having an air gap along a gate spacer

Номер патента: US11817491B2. Автор: Chih-Hao Wang,Chia-Hao Chang,Cheng-Chi Chuang,Yu-Ming Lin,Lin-Yu HUANG,Sheng-Tsung Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-14.

Transistor with a low-k sidewall spacer and method of making same

Номер патента: US09666679B2. Автор: DANIEL Benoit,Clement Gaumer. Владелец: STMicroelectronics Crolles 2 SAS. Дата публикации: 2017-05-30.

Semiconductor structure and a method for processing a carrier

Номер патента: US20160099311A1. Автор: Erhard Landgraf,Dmitri Alex Tschumakow,Claus Dahl,Steffen Rothenhaeusser. Владелец: INFINEON TECHNOLOGIES AG. Дата публикации: 2016-04-07.

Semiconductor structure and a method for processing a carrier

Номер патента: US09679963B2. Автор: Erhard Landgraf,Dmitri Alex Tschumakow,Claus Dahl,Steffen Rothenhaeusser. Владелец: INFINEON TECHNOLOGIES AG. Дата публикации: 2017-06-13.

Elevated source drain semiconductor device with L-shaped spacers and fabricating method thereof

Номер патента: US09831240B2. Автор: Leonelli Daniele,Shigenobu Maeda,Jong-hyuk Lee,Woong-Gi Kim,Han-Su Oh,Min-Yeop Park,Ju-Seob Jeong. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-11-28.

Nanowire Stack GAA Device with Inner Spacer and Methods for Producing the Same

Номер патента: US20210313455A1. Автор: Tung Ying Lee,Chao-Ching Cheng,Tzu-Chiang CHEN,Tzu-Chung Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-10-07.

Nanowire Stack GAA Device with Inner Spacer and Methods for Producing the Same

Номер патента: US20230387265A1. Автор: Tung Ying Lee,Chao-Ching Cheng,Tzu-Chiang CHEN,Tzu-Chung Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-30.

FABRICATING FIELD EFFECT TRANSISTOR(S) WITH STRESSED CHANNEL REGION(S) AND LOW-RESISTANCE SOURCE/DRAIN REGIONS

Номер патента: US20150311120A1. Автор: Chi Min-Hwa,SHINTRI Shashidhar Shreeshail. Владелец: . Дата публикации: 2015-10-29.

Method of manufacturing a field effect transistor using carbon nanotubes and a field effect transistor

Номер патента: US20210074810A1. Автор: Marcus Johannes Henricus Van Dal,Gerben Doornbos,Timothy Vasen. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-03-11.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US11855211B2. Автор: Chun Hsiung Tsai,Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-12-26.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20240088294A1. Автор: Chun Hsiung Tsai,Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-03-14.

Methods of manufacturing semiconductor devices by forming source/drain regions before gate electrode separation

Номер патента: US20160020150A1. Автор: Jeong-Yun Lee,Jung-Gun You,Eung-Gwan Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2016-01-21.

METHODS OF FORMING SOURCE/DRAIN REGIONS OF A FINFET DEVICE AND THE RESULTING STRUCTURES

Номер патента: US20210020515A1. Автор: Gu Man,Liu Bingwu,Chu Tao. Владелец: . Дата публикации: 2021-01-21.

METHODS OF FORMING A TRANSISTOR DEVICE WITH SOURCE/DRAIN REGIONS COMPRISING AN INTERFACE LAYER THAT COMPRISES A NON-SEMICONDUCTOR MATERIAL

Номер патента: US20210083111A1. Автор: Stamper Anthony K.,PEKARIK JOHN J.,SHANK Steven M.,Jain Vibhor,Ellis-Monaghan John. Владелец: . Дата публикации: 2021-03-18.

SEMICONDUCTOR DEVICES HAVING SOURCE/DRAIN REGIONS WITH STRAIN-INDUCING LAYERS AND METHODS OF MANUFACTURING SUCH SEMICONDUCTOR DEVICES

Номер патента: US20170092766A1. Автор: Lee Byeong-Chan,Kim Seok-Hoon,Lee Kwan-heum,Kim Jin-Bum,JUNG Su-Jin,Lee Cho-eun. Владелец: . Дата публикации: 2017-03-30.

SEMICONDUCTOR DEVICES INCLUDING SOURCE/DRAIN REGIONS HAVING MULTIPLE EPITAXIAL PATTERNS

Номер патента: US20170092767A1. Автор: Koo Bonyoung,Shin Dongsuk,Park Keum Seok,Lee Byeongchan,Joe Jinyeong,YOO JUNGHO,YOON HONGSIK. Владелец: . Дата публикации: 2017-03-30.

Arsenic-doped epitaxial source/drain regions for nmos

Номер патента: US20200105754A1. Автор: Anand Murthy,Ritesh JHAVERI,Nicholas G. MINUTILLO,Ryan KEECH. Владелец: Intel Corp. Дата публикации: 2020-04-02.

SELF-ALIGNED VERTICAL FIELD-EFFECT TRANSISTOR WITH EPITAXIALLY GROWN BOTTOM AND TOP SOURCE DRAIN REGIONS

Номер патента: US20190115452A1. Автор: Cheng Kangguo,Yamashita Tenko,Zhang Chen,Mochizuki Shogo. Владелец: . Дата публикации: 2019-04-18.

ELECTRICAL ISOLATION STRUCTURE USING REVERSE DOPANT IMPLANTATION FROM SOURCE/DRAIN REGION IN SEMICONDUCTOR FIN

Номер патента: US20220285523A1. Автор: WANG Haiting,Malinowski Arkadiusz,Derrickson Alexander M.. Владелец: . Дата публикации: 2022-09-08.

METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURE WITH ENLARGED VOLUMES OF SOURCE-DRAIN REGIONS

Номер патента: US20220293773A1. Автор: Pai Yi-Fang,Jeng Pei-Ren,YANG Tsung-Hsi,Li Chii-Horng,Yeo Yee-Chia,Lin Che-Yu. Владелец: Taiwan Semiconductor Manufacturing Company, Ltd.. Дата публикации: 2022-09-15.

Self-aligned doping in source/drain regions for low contact resistance

Номер патента: US20180197793A1. Автор: Dechao Guo,Heng Wu,Zuoguang Liu,Gen Tsutsui. Владелец: International Business Machines Corp. Дата публикации: 2018-07-12.

Nanowire transistor structures with merged source/drain regions using auxiliary pillars

Номер патента: US20170200832A1. Автор: Pouya Hashemi,Alexander Reznicek,Ali Khakifirooz. Владелец: International Business Machines Corp. Дата публикации: 2017-07-13.

SILICIDATION OF SOURCE/DRAIN REGION OF VERTICAL FIELD EFFECT TRANSISTOR (VFET) STRUCTURE

Номер патента: US20210242025A1. Автор: Kim Min Gyu,Jun Hwi Chan. Владелец: SAMSUNG ELECTRONICS CO., LTD.. Дата публикации: 2021-08-05.

SEMICONDUCTOR DEVICES HAVING SOURCE/DRAIN REGIONS

Номер патента: US20190245076A1. Автор: Lee Jeong-Yun,LIM Bo-ra,SEONG Geum-jung,JI Ah-reum. Владелец: SAMSUNG ELECTRONICS CO., LTD.. Дата публикации: 2019-08-08.

CMOS TOP SOURCE/DRAIN REGION DOPING AND EPITAXIAL GROWTH FOR A VERTICAL FIELD EFFECT TRANSISTOR

Номер патента: US20210305104A1. Автор: Jagannathan Hemanth,Xie Ruilong,Wu Heng,Fan Su Chen,Strane Jay William. Владелец: . Дата публикации: 2021-09-30.

SOURCE/DRAIN REGIONS FOR FIN FIELD EFFECT TRANSISTORS AND METHODS OF FORMING SAME

Номер патента: US20160268434A1. Автор: LIU Chi-Wen,Ching Kuo-Cheng. Владелец: . Дата публикации: 2016-09-15.

SEMICONDUCTOR DEVICES HAVING SOURCE/DRAIN REGIONS WITH STRAIN-INDUCING LAYERS AND METHODS OF MANUFACTURING SUCH SEMICONDUCTOR DEVICES

Номер патента: US20160308052A1. Автор: Lee Byeong-Chan,Kim Seok-Hoon,Lee Kwan-heum,Kim Jin-Bum,JUNG Su-Jin,Lee Cho-eun. Владелец: . Дата публикации: 2016-10-20.

Dual doped source/drain regions and methods of forming the same

Номер патента: CN113270370A. Автор: 杨育佳,张惠政,聂俊峰,林育樟,张添舜. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-08-17.

Low-temperature sidewall image transfer process using ALD metals, metal oxides and metal nitrides

Номер патента: US09437443B2. Автор: Markus BRINK,Michael A. Guillorn,Jeffrey W. Sleight,Sebastian U. Engelmann,Hiroyuki Miyazoe,Adam M. Pyzyna. Владелец: Globalfoundries Inc. Дата публикации: 2016-09-06.

Asymmetric source/drain regions of transistors

Номер патента: US20200176564A1. Автор: Si-Woo Lee,Srinivas Pulugurtha,Yunfei GAO. Владелец: Micron Technology Inc. Дата публикации: 2020-06-04.

Inert barrier region for source/drain regions of sonos memory devices

Номер патента: WO2008070624A1. Автор: He Yi,Liu Zhizheng,Sinha Shankar,Kwan Ming-Sang. Владелец: SPANSION LLC. Дата публикации: 2008-06-12.

Removal of nitride bump in opening replacement gate structure

Номер патента: US8927356B1. Автор: Huey-Ming Wang,Tsung-Liang Chen,Puneet Khanna,Hsin-Neng Tai. Владелец: Globalfoundries Inc. Дата публикации: 2015-01-06.

Nanosheet semiconductor device comprising a multilayer source/drain region

Номер патента: EP4383341A3. Автор: Dong Suk Shin,Jung Taek Kim,Nam Kyu Cho,Seok Hoon Kim,Hyun-Kwan Yu,Pan Kwi Park,Seo Jin Jeong. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-07-24.

SOI FinFET fins with recessed fins and epitaxy in source drain region

Номер патента: US09905692B2. Автор: Oleg Gluschenkov,Shogo Mochizuki,Alexander Reznicek,Veeraraghavan S. Basker,Nicolas L. Breil. Владелец: Globalfoundries Inc. Дата публикации: 2018-02-27.

Method for reduced parasitic capacitance and contact resistance in extremely thin silicon-on-insulator (ETSOI) devices due to wrap-around structure of source/drain regions

Номер патента: US09917199B2. Автор: Kangguo Cheng,Ramachandra Divakaruni. Владелец: International Business Machines Corp. Дата публикации: 2018-03-13.

Transistor architecture having extended recessed spacer and source/drain regions and method of making same

Номер патента: US09786783B2. Автор: Walid M. Hafez,Chia-Hong Jan,Jeng-Ya D. YEH,Joodong Park,Curtis Tsai. Владелец: Intel Corp. Дата публикации: 2017-10-10.

Soi finfet fins with recessed fins and epitaxy in source drain region

Номер патента: US20170338345A1. Автор: Oleg Gluschenkov,Shogo Mochizuki,Alexander Reznicek,Veeraraghavan S. Basker,Nicolas L. Breil. Владелец: Globalfoundries Inc. Дата публикации: 2017-11-23.

Nanosheet semiconductor device comprising a multilayer source/drain region

Номер патента: EP4383341A2. Автор: Dong Suk Shin,Jung Taek Kim,Nam Kyu Cho,Seok Hoon Kim,Hyun-Kwan Yu,Pan Kwi Park,Seo Jin Jeong. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-06-12.

Epitaxial growth of material on source/drain regions of FinFET structure

Номер патента: US09536985B2. Автор: Brian J. Greene,Michael P. Chudzik,Judson R. Holt,Renee T. Mo,Rishikesh Krishnan,Eric C. T. Harley,Yue Ke,Yinxiao Yang. Владелец: Globalfoundries Inc. Дата публикации: 2017-01-03.

Methods of forming nanosheet transistor with dielectric isolation of source-drain regions and related structure

Номер патента: US09947804B1. Автор: Ruilong Xie,Chanro Park,Min Gyu Sung,Julien Frougier,Steven Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2018-04-17.

Field effect structure including carbon alloyed channel region and source/drain region not carbon alloyed

Номер патента: US20090230475A1. Автор: Xuefeng Liu,Ephrem G. Gebreselasie,William F. Clark, Jr.,Robert Russell Robison. Владелец: Individual. Дата публикации: 2009-09-17.

Transistor structure with hybrid gate dielectric structure and asymmetric source/drain regions

Номер патента: US20240030343A1. Автор: Jagar Singh,Man Gu,Saloni Chaurasia. Владелец: GlobalFoundries US Inc. Дата публикации: 2024-01-25.

Vertical transistor including a bottom source/drain region, a gate structure, and an air gap formed between the bottom source/drain region and the gate structure

Номер патента: US09748380B1. Автор: Shogo Mochizuki,Junli Wang,Fee Li LIE. Владелец: International Business Machines Corp. Дата публикации: 2017-08-29.

Reduced parasitic capacitance and contact resistance in extremely thin silicon-on-insulator (ETSOI) devices due to wrap-around structure of source/drain regions

Номер патента: US09735173B1. Автор: Kangguo Cheng,Ramachandra Divakaruni. Владелец: International Business Machines Corp. Дата публикации: 2017-08-15.

MOS devices with improved source/drain regions with SiGe

Номер патента: US20080265256A1. Автор: Chun-Chieh Lin,Chi-Feng Cheng,Win Hung,Wei-Hua Hsu,Yu-En Percy Chang,Chung Li Chang,Kishimoto Ko. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2008-10-30.

Forming source/drain region in stacked fet structure

Номер патента: US20240120380A1. Автор: Chen Zhang,Shogo Mochizuki,Ruilong Xie,Tenko Yamashita. Владелец: International Business Machines Corp. Дата публикации: 2024-04-11.

Semiconductor device having reduced sheet resistance of source/drain regions

Номер патента: US20020000622A1. Автор: Taisuke Furukawa,Shigemitsu Maruno,Takumi Nakahata,Satoshi Yamakawa,Yasunori Tokuda. Владелец: Mitsubishi Electric Corp. Дата публикации: 2002-01-03.

Finfet devices including high mobility channel materials with materials of graded composition in recessed source/drain regions and methods of forming the same

Номер патента: US20150035008A1. Автор: Mark S. Rodder,Jorge A. Kittl,Robert C. Bowen. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2015-02-05.

Finfet devices including high mobility channel materials with materials of graded composition in recessed source/drain regions

Номер патента: US09685509B2. Автор: Mark S. Rodder,Jorge A. Kittl,Robert C. Bowen. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-06-20.

Device having source/drain regions regrown from un-relaxed silicon layer

Номер патента: US09508849B2. Автор: Clement Hsingjen Wann,Chih-Hsin Ko,Cheng-Ying Huang,Yao-Tsung Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-11-29.

Isolation structure for isolating epitaxially grown source/drain regions and method of fabrication thereof

Номер патента: US20240313072A1. Автор: Mu-Chi Chiang,Jhon Jhy Liaw,Ta-Chun Lin,Kuo-Hua Pan,Chun-Jun Lin,Kuan-Lin Yeh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-09-19.

Isolation Structure for for Isolating Epitaxially Grown Source/Drain Regions and Method of Fabrication Thereof

Номер патента: US20220102509A1. Автор: Mu-Chi Chiang,Jhon Jhy Liaw,Ta-Chun Lin,Kuo-Hua Pan,Chun-Jun Lin,Kuan-Lin Yeh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-03-31.

Isolation Structure For Isolating Epitaxially Grown Source/Drain Regions And Method Of Fabrication Thereof

Номер патента: US20220293752A1. Автор: Mu-Chi Chiang,Jhon Jhy Liaw,Ta-Chun Lin,Kuo-Hua Pan,Chun-Jun Lin,Kuan-Lin Yeh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-09-15.

Isolation structure for isolating epitaxially grown source/drain regions and method of fabrication thereof

Номер патента: US11990525B2. Автор: Mu-Chi Chiang,Jhon Jhy Liaw,Ta-Chun Lin,Kuo-Hua Pan,Chun-Jun Lin,Kuan-Lin Yeh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-05-21.

Vertical fet with self-aligned source/drain regions and gate length based on channel epitaxial growth process

Номер патента: US20180331213A1. Автор: Julien Frougier,Steven Bentley,Bartlomiej Jan Pawlak,Puneet Harischandra Suvarna. Владелец: Globalfoundries Inc. Дата публикации: 2018-11-15.

Semiconductor fin or nanowire devices with strained source/drain regions and methods of manufacturing thereof

Номер патента: EP3937256A1. Автор: Chih-Hao Wang,Kuo-Cheng Chiang,Kuan-Lun Cheng,Yi-Ruei JHAN,Kuang-Ting PAN. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-01-12.

Semiconductor devices including source/drain regions having silicon carbon

Номер патента: US09837500B2. Автор: Hyunjung Lee,Yong-Suk Tak,Jinyeong Joe,Keumseok PARK. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-12-05.

Gate-all-around transistors with cladded source/drain regions

Номер патента: US20240213315A1. Автор: Oleg Gluschenkov,Andrew M. Greene,Ruilong Xie,Julien Frougier,Andrew Gaul,Curtis S. Durfee. Владелец: International Business Machines Corp. Дата публикации: 2024-06-27.

Transistor having metal electrodes surrounding a semiconductor pillar body and corresponding work-function-induced source/drain regions

Номер патента: US09837503B2. Автор: Fujio Masuoka,Hiroki Nakamura. Владелец: Unisantis Electronics Singapore Pte Ltd. Дата публикации: 2017-12-05.

Fabricating transistors having resurfaced source/drain regions with stressed portions

Номер патента: US09559166B2. Автор: Min-Hwa Chi,Bharat Krishnan,Shishir Ray. Владелец: Globalfoundries Inc. Дата публикации: 2017-01-31.

DOPING PROFILE FOR STRAINED SOURCE/DRAIN REGION

Номер патента: US20170243975A1. Автор: Lee Tze-Liang,KWOK Tsz-Mei,SUNG Hsueh-Chang,Li Chii-Horng,Li Kun-Mu. Владелец: . Дата публикации: 2017-08-24.

High breakdown voltage twin well device with source/drain regions widely spaced from fox regions

Номер патента: US6025628A. Автор: Hsiu-Han Liao,Jian-Hsing Lee,Kuo-Reay Peng,Jung-Ke Yeh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2000-02-15.

Structure and method for replacement gate integration with self-aligned contacts

Номер патента: US09627510B1. Автор: Sivananda K. Kanakasabapathy,Hemanth Jagannathan. Владелец: International Business Machines Corp. Дата публикации: 2017-04-18.

Finfet device with an etch stop layer positioned between a gate structure and a local isolation material

Номер патента: US20140327090A1. Автор: Xiuyu Cai,Ruilong Xie. Владелец: Globalfoundries Inc. Дата публикации: 2014-11-06.

Methods of forming replacement gate structures on FinFET devices and the resulting devices

Номер патента: US09412839B2. Автор: Murat Kerem Akarvardar. Владелец: Globalfoundries Inc. Дата публикации: 2016-08-09.

Method to improve reliability of replacement gate device

Номер патента: US09972697B2. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Kisik Choi. Владелец: International Business Machines Corp. Дата публикации: 2018-05-15.

Method to improve reliability of replacement gate device

Номер патента: US09960252B2. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Kisik Choi. Владелец: International Business Machines Corp. Дата публикации: 2018-05-01.

Method to improve reliability of replacement gate device

Номер патента: US09484438B2. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Kisik Choi. Владелец: International Business Machines Corp. Дата публикации: 2016-11-01.

Method to improve reliability of replacement gate device

Номер патента: US09472643B2. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Kisik Choi. Владелец: International Business Machines Corp. Дата публикации: 2016-10-18.

Method to improve reliability of replacement gate device

Номер патента: US09466692B2. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Kisik Choi. Владелец: International Business Machines Corp. Дата публикации: 2016-10-11.

Method to improve reliability of replacement gate device

Номер патента: US9391164B2. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Kisik Choi. Владелец: International Business Machines Corp. Дата публикации: 2016-07-12.

Methods of Reducing Gate Spacer Loss During Semiconductor Manufacturing

Номер патента: US20240194480A1. Автор: Pinyen Lin,Li-Te Lin,Han-Yu Lin,Yi-Ruei JHAN. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-06-13.

Methods of forming 3d devices with dielectric isolation and a strained channel region

Номер патента: US20160118472A1. Автор: YI Qi. Владелец: Globalfoundries Inc. Дата публикации: 2016-04-28.

Methods of forming FinFET semiconductor devices with self-aligned contact elements using a replacement gate process and the resulting devices

Номер патента: US09515163B2. Автор: Shom Ponoth,BALASUBRAMANIAN Pranatharthiharan,Ruilong Xie. Владелец: International Business Machines Corp. Дата публикации: 2016-12-06.

Internal spacer formation from selective oxidation for fin-first wire-last replacement gate-all-around nanowire fet

Номер патента: US20170005180A1. Автор: Michael A. Guillorn,Szu-Lin Cheng,Isaac Lauer,Gen P. Lauer. Владелец: International Business Machines Corp. Дата публикации: 2017-01-05.

Transistor having replacement gate and epitaxially grown replacement channel region

Номер патента: US20150200272A1. Автор: Wei-Hao Wu,Zhiqiang Wu,Meikei Ieong,Tsung-Hsing Yu,Ken-Ichi Goto,Chia-Wen Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2015-07-16.

Gate spacer structures and methods for forming the same

Номер патента: US12119390B2. Автор: Ming-Hsi Yeh,Clement Hsingjen Wann,Yu-Ming Lin,Chun Hsiung Tsai,Kuo-Feng Yu,Shahaji B. More. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-15.

Self-aligned silicidation for replacement gate process

Номер патента: US20130092957A1. Автор: Andreas Knorr,Thorsten Kammler,Akif Sultan,Indradeep SEN. Владелец: Globalfoundries Inc. Дата публикации: 2013-04-18.

Field effect transistor with narrowed spacer and method

Номер патента: US20240355907A1. Автор: Kuo-Cheng Chiang,Jung-Hung CHANG,Shih-Cheng Chen,Tsung-Han CHUANG,Chien Ning Yao. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-24.

Low-K Gate Spacer and Methods for Forming the Same

Номер патента: US20240113202A1. Автор: Li Chun Te,Tien-I Bao,Sai-Hooi Yeong,Kai-Hsuan LEE,Wen-Kai Lin,Wei-Ken LIN,Bo-Yu Lai. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-04-04.

Low-k gate spacer and methods for forming the same

Номер патента: US11855182B2. Автор: Li Chun Te,Tien-I Bao,Sai-Hooi Yeong,Kai-Hsuan LEE,Wen-Kai Lin,Wei-Ken LIN,Bo-Yu Lai. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-12-26.

Integrated circuit with doped low-k side wall spacers for gate spacers

Номер патента: US11699737B2. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-07-11.

Field-effect transistor device with gate spacer structure

Номер патента: US20220336628A1. Автор: Chunyao Wang,Wei-Che Hsieh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-10-20.

Field-effect transistor device with gate spacer structure

Номер патента: US20230282731A1. Автор: Chunyao Wang,Wei-Che Hsieh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-09-07.

Integrated Circuit with Sidewall Spacers for Gate Spacers

Номер патента: US20210111265A1. Автор: Yen-Ming Chen,Yen-Ting Chen,Feng-Cheng Yang,Wei-Yang Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-04-15.

Device including air gapping of gate spacers and other dielectrics and process for providing such

Номер патента: US11769814B2. Автор: Patrick Morrow,Ehren Mannebach,Hui Jae Yoo,Tristan TRONIC,Aaron Lilak,Kevin L. Lin. Владелец: Intel Corp. Дата публикации: 2023-09-26.

Air gap spacer with wrap-around etch stop layer under gate spacer

Номер патента: US20190280099A1. Автор: Chen Zhang,Peng Xu,Kangguo Cheng,Xin Miao,Wenyu Xu. Владелец: International Business Machines Corp. Дата публикации: 2019-09-12.

Power cell, power cell circuit for a power amplifier and a method of making and using a power cell

Номер патента: US09490248B2. Автор: Jun-De JIN,Tzu-Jin Yeh,Chewn-Pu Jou. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2016-11-08.

Selective dual silicide formation using a maskless fabrication process flow

Номер патента: US11749682B2. Автор: Yasutoshi Okuno,Pang-Yen Tsai,Mrunal A. Khaderbad. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-09-05.

Method for fabricating a finFET metallization architecture using a self-aligned contact etch

Номер патента: US09818876B1. Автор: Guillaume Bouche. Владелец: Globalfoundries Inc. Дата публикации: 2017-11-14.

Semiconductor fabrication process using etch stop layer to optimize formation of source/drain stressor

Номер патента: WO2007117775A2. Автор: Bich Yen Nguyen,Da Zhang,Ted White. Владелец: Freescale Semiconductor, Inc.. Дата публикации: 2007-10-18.

Forming a gate contact in the active area

Номер патента: US09905671B2. Автор: Kangguo Cheng,Ruilong Xie,Tenko Yamashita. Владелец: International Business Machines Corp. Дата публикации: 2018-02-27.

Ultra short transistor channel length formed using a gate dielectric having a relatively high dielectric constant

Номер патента: US6153477A. Автор: Mark I. Gardner,Mark C. Gilmer. Владелец: Advanced Micro Devices Inc. Дата публикации: 2000-11-28.

SEMICONDUCTOR LAYER BETWEEN SOURCE/DRAIN REGIONS AND GATE SPACERS

Номер патента: US20190355811A1. Автор: Ghani Tahir,Mehandru Rishabh,Cea Stephen M.,Hsu William,GUHA BISWAJEET,BOWONDER Anupama,LIAO Szuya S.,PATEL PRATIK A.. Владелец: Intel Corporation. Дата публикации: 2019-11-21.

Semiconductor device and a method of manufacturing thereof

Номер патента: US5341028A. Автор: Yasuo Yamaguchi,Natsuo Ajika,Tsuyoshi Yamano. Владелец: Mitsubishi Electric Corp. Дата публикации: 1994-08-23.

Semiconductor devices having dual spacers and methods of fabricating the same

Номер патента: US20050087802A1. Автор: Jeong Park. Владелец: DongbuAnam Semiconductor Inc. Дата публикации: 2005-04-28.

Array Of Vertical Transistors, An Array Of Memory Cells Comprising An Array Of Vertical Transistors, And A Method Used In Forming An Array Of Vertical Transistors

Номер патента: US20220068722A1. Автор: Marcello Mariani,Antonino Rigano,Marcello Calabrese. Владелец: Micron Technology Inc. Дата публикации: 2022-03-03.

Method for forming a semiconductor device and a semiconductor device

Номер патента: US20220122895A1. Автор: Hans Mertens,Boon Teik CHAN. Владелец: Interuniversitair Microelektronica Centrum vzw IMEC. Дата публикации: 2022-04-21.

Gate-all-around field effect transistors with robust inner spacers and methods

Номер патента: US20210043727A1. Автор: Kangguo Cheng,Ruilong Xie,Chanro Park,Julien Frougier. Владелец: Globalfoundries Inc. Дата публикации: 2021-02-11.

Semiconductor device having an nmos transistor and a pmos transistor

Номер патента: US20240153825A1. Автор: Young Gwang YOON. Владелец: SK hynix Inc. Дата публикации: 2024-05-09.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20240297253A1. Автор: Yan-Ting Shen,Chia-Chi Yu,Yu-Li Lin,Chih-Teng Liao,Chih Hsuan Cheng,Tzu-Chan Weng. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-09-05.

Methods of manufacturing a semiconductor device with local isolation and a semiconductor device with local isolation

Номер патента: US20230317830A1. Автор: Tsung-Lin Lee,Chih Chieh Yeh,Da-Wen Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-10-05.

Nanosheet transistor having a strained channel with strain-preserving multi-segmented source/drain regions

Номер патента: US20210234020A1. Автор: Shogo Mochizuki,Richard A. Conti,Nicolas Loubet,Zhenxing Bi. Владелец: International Business Machines Corp. Дата публикации: 2021-07-29.

Method of manufacturing a semiconductor device having a conductive field plate and a first well

Номер патента: US11527624B2. Автор: Po-Yu Chen,Wan-Hua Huang,Jing-Ying CHEN. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-12-13.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20230039627A1. Автор: Ching-Hung Kao. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-02-09.

SOI based FINFET with strained source-drain regions

Номер патента: US09601624B2. Автор: Alexander Reznicek,Devendra K. Sadana,Stephen W. Bedell,Keith E. Fogel,Dominic J. Schepis,Joel P. de Souza. Владелец: Globalfoundries Inc. Дата публикации: 2017-03-21.

TRANSISTOR WITH PHASE TRANSITION MATERIAL REGION BETWEEN CHANNEL REGION AND EACH SOURCE/DRAIN REGION

Номер патента: US20220140131A1. Автор: Javorka Peter,Bajaj Mohit,Lahgere Avinash,Manik Prashanth Paramahans,Icel Ali. Владелец: . Дата публикации: 2022-05-05.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20220359746A1. Автор: Yan-Ting Shen,Chia-Chi Yu,Yu-Li Lin,Chih-Teng Liao,Chih Hsuan Cheng,Tzu-Chan Weng. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-11-10.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20220013662A1. Автор: Yan-Ting Shen,Chia-Chi Yu,Yu-Li Lin,Chih-Teng Liao,Chih Hsuan Cheng,Tzu-Chan Weng. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-01-13.

Forming a gate contact in the active area

Номер патента: US10170583B2. Автор: Kangguo Cheng,Ruilong Xie,Tenko Yamashita. Владелец: International Business Machines Corp. Дата публикации: 2019-01-01.

Cmos top source/drain region doping and epitaxial growth for a vertical field effect transistor

Номер патента: US20230154801A1. Автор: Ruilong Xie,Heng Wu,Hemanth Jagannathan,Su Chen Fan,Jay William Strane. Владелец: International Business Machines Corp. Дата публикации: 2023-05-18.

Cmos top source/drain region doping and epitaxial growth for a vertical field effect transistor

Номер патента: US20210305104A1. Автор: Ruilong Xie,Heng Wu,Hemanth Jagannathan,Su Chen Fan,Jay William Strane. Владелец: International Business Machines Corp. Дата публикации: 2021-09-30.

Silicide-sandwiched source/drain region and method of fabricating same

Номер патента: US11967621B2. Автор: Chung-Hui Chen,Jui-Cheng Huang,Tung-Tsun Chen. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-04-23.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US20240204102A1. Автор: Yasushi Tateshita. Владелец: Sony Group Corp. Дата публикации: 2024-06-20.

Semiconductor devices including an etch stop pattern and a sacrificial pattern with coplanar upper surfaces and a gate and a gap fill pattern with coplanar upper surfaces

Номер патента: US09966432B2. Автор: Boun Yoon,Sangjine Park,Jeongnam Han. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2018-05-08.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US09865733B2. Автор: Yasushi Tateshita. Владелец: Sony Corp. Дата публикации: 2018-01-09.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US09673326B2. Автор: Yasushi Tateshita. Владелец: Sony Corp. Дата публикации: 2017-06-06.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US09502529B2. Автор: Yasushi Tateshita. Владелец: Sony Corp. Дата публикации: 2016-11-22.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US09419096B2. Автор: Yasushi Tateshita. Владелец: Sony Corp. Дата публикации: 2016-08-16.

Method for fabricating MESFET device using a double LOCOS process

Номер патента: US4466174A. Автор: Theodore W. Houston,Henry M. Darley. Владелец: Texas Instruments Inc. Дата публикации: 1984-08-21.

Cavity-free interface between extension regions and embedded silicon-carbon alloy source/drain regions

Номер патента: US20120280251A1. Автор: Abhishek Dube,Viorel Ontalus. Владелец: International Business Machines Corp. Дата публикации: 2012-11-08.

Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method

Номер патента: US20170069661A1. Автор: John Hongguang Zhang. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-03-09.

METHOD FOR MANUFACTURING A TRANSISTOR HAVING A SHARP JUNCTION BY FORMING RAISED SOURCE-DRAIN REGIONS BEFORE FORMING GATE REGIONS AND CORRESPONDING TRANSISTOR PRODUCED BY SAID METHOD

Номер патента: US20200119049A1. Автор: Zhang John Hongguang. Владелец: STMicroelectronics, Inc.. Дата публикации: 2020-04-16.

METHOD OF FABRICATING SOURCE/DRAIN REGION AND SEMICONDUCTOR STRUCTURE HAVING SOURCE/DRAIN REGION FABRICATED BY THE SAME

Номер патента: US20160133711A1. Автор: CHOU YU NA,WEI CHEN-KANG,CHUANG YI WEI,CHEN RONG ZHEN,YO CHUN WEI. Владелец: . Дата публикации: 2016-05-12.

METHOD FOR MANUFACTURING A TRANSISTOR HAVING A SHARP JUNCTION BY FORMING RAISED SOURCE-DRAIN REGIONS BEFORE FORMING GATE REGIONS AND CORRESPONDING TRANSISTOR PRODUCED BY SAID METHOD

Номер патента: US20170250198A1. Автор: Zhang John Hongguang. Владелец: STMicroelectronics, Inc.. Дата публикации: 2017-08-31.

METHOD FOR MANUFACTURING A TRANSISTOR HAVING A SHARP JUNCTION BY FORMING RAISED SOURCE-DRAIN REGIONS BEFORE FORMING GATE REGIONS AND CORRESPONDING TRANSISTOR PRODUCED BY SAID METHOD

Номер патента: US20180350839A1. Автор: Zhang John Hongguang. Владелец: STMicroelectronics, Inc.. Дата публикации: 2018-12-06.

FET contg. potential barriers - has source-drain regions on substrate, gate electrode on insulation layer, channel region between substrate, source-drain and semiconductor layers

Номер патента: DE4212861A1. Автор: Shigeru Kusunoki. Владелец: Mitsubishi Electric Corp. Дата публикации: 1992-11-12.

Epitaxial region for embedded source/drain region having uniform thickness

Номер патента: US10461155B2. Автор: Wei Hong,YI Qi,Hui Zang,Yanping SHEN,Xusheng Wu,Yoong Hooi Yong,Hsien-Ching Lo,Joo Tat Ong,Dongil CHOI,Yongjun Shi,Alina Vinslava,James Psillas. Владелец: Globalfoundries Inc. Дата публикации: 2019-10-29.

Methods of forming semiconductor devices with embedded semiconductor material as source/drain regions using a reduced number of spacers

Номер патента: US9093554B2. Автор: Jan Hoentschel,Stefan Flachowsky,Ricardo P. MIKALO. Владелец: Globalfoundries Inc. Дата публикации: 2015-07-28.

Hetero-tunnel field-effect transistor (TFET) having a tunnel barrier formed directly above channel region, directly below first source/drain region and adjacent gate electrode

Номер патента: US11264452B2. Автор: Aryan Afzalian. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-03-01.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US11901454B2. Автор: Yasushi Tateshita. Владелец: Sony Group Corp. Дата публикации: 2024-02-13.

Dishing prevention structure embedded in a gate electrode

Номер патента: US20210043463A1. Автор: Ta-Wei Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-02-11.

Dishing prevention structure embedded in a gate electrode

Номер патента: US20220068660A1. Автор: Ta-Wei Lin. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-03-03.

Semiconductor devices including a gate structure in a substrate

Номер патента: US10050038B2. Автор: Ji-Eun Lee,Dong-Jin Lee,Sang-kwan KIM,Sung-Hak Cho,Seok-hyang Kim,So-yeon Shin. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2018-08-14.

Semiconductor device with void under source/drain region for backside contact

Номер патента: US20240186374A1. Автор: Daniel Schmidt,Alexander Reznicek,Ruilong Xie,Tsung-Sheng KANG. Владелец: International Business Machines Corp. Дата публикации: 2024-06-06.

Semiconductor device having epitaxy source/drain regions

Номер патента: US20240203987A1. Автор: Ming-Hua Yu,Kun-Mu Li,Tsz-Mei Kwok,Yi-Jing Lee. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-06-20.

Method for manufacturing a transistor device having an improved breakdown voltage and a method for manufacturing an integrated circuit using the same

Номер патента: US20080057654A1. Автор: Jihong Chen,Amitabh Jain,Srinivasan Chakravarthi,Eddie H. Breashears. Владелец: Texas Instruments Inc. Дата публикации: 2008-03-06.

EPI INTEGRALITY ON SOURCE/DRAIN REGION OF FINFET

Номер патента: US20180006135A1. Автор: SHEN Zhaoxu. Владелец: . Дата публикации: 2018-01-04.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20200006548A1. Автор: Jeng Pei-Ren,LEE CHIEN-WEI,SUNG Hsueh-Chang,Li Chii-Horng,Lee Yen-Ru,TING Heng-Wen,HSU Tzu-Hsiang,CHIN Chih-Yun,LIN YAN-TING,Tai Roger,Liu Davie. Владелец: . Дата публикации: 2020-01-02.

Embedded Stressors in Epitaxy Source/Drain Regions

Номер патента: US20220051945A1. Автор: MORE Shahaji B.. Владелец: . Дата публикации: 2022-02-17.

TRANSISTOR WITH STRAINED SUPERLATTICE AS SOURCE/DRAIN REGION

Номер патента: US20210057579A1. Автор: Chen Chun-Jen,Huang Jhong-Yi,Tang Chi-Hsuan,Chen Bo-Shiun,Huang Chung-Ting,Wu Guan-Ying. Владелец: . Дата публикации: 2021-02-25.

METHOD OF FORMING SOURCE/DRAIN REGIONS OF TRANSISTORS

Номер патента: US20200051871A1. Автор: Chen Wei-Li,Tsai Ching-Wei,Tu Yeur-Luen,Cheng Yu-Hung,Lin Tung-I. Владелец: . Дата публикации: 2020-02-13.

NANOWIRE TRANSISTOR STRUCTURES WITH MERGED SOURCE/DRAIN REGIONS USING AUXILIARY PILLARS

Номер патента: US20160064482A1. Автор: Reznicek Alexander,Khakifirooz Ali,Hashemi Pouya. Владелец: . Дата публикации: 2016-03-03.

SEMICONDUCTOR DEVICE HAVING TIPLESS EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20200058791A1. Автор: Bohr Mark T.. Владелец: Intel Corporation. Дата публикации: 2020-02-20.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20210074858A1. Автор: Tateshita Yasushi. Владелец: . Дата публикации: 2021-03-11.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20180076325A1. Автор: Tateshita Yasushi. Владелец: . Дата публикации: 2018-03-15.

CONTACT TO SOURCE/DRAIN REGIONS AND METHOD OF FORMING SAME

Номер патента: US20190081145A1. Автор: Xie Ruilong,Prindle Christopher M.,Raymond Mark V.,Cave Nigel G.. Владелец: . Дата публикации: 2019-03-14.

DEVICE WITH EPITAXIAL SOURCE/DRAIN REGION

Номер патента: US20220102496A1. Автор: MORE Shahaji B.. Владелец: . Дата публикации: 2022-03-31.

Semiconductor device including source/drain region

Номер патента: US20220102497A1. Автор: Seung Hun Lee,Young Dae Cho,Su Jin Jung,Sung Uk JANG. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2022-03-31.

SEMICONDUCTOR DEVICE HAVING EPITAXY SOURCE/DRAIN REGIONS

Номер патента: US20220181320A1. Автор: Yu Ming-Hua,Lee Yi-Jing,KWOK Tsz-Mei,Li Kun-Mu. Владелец: Taiwan Semiconductor Manufacturing Co., Ltd.. Дата публикации: 2022-06-09.

Semiconductor Device Convex Source/Drain Region

Номер патента: US20200111711A1. Автор: Li Chii-Horng,KUO Chien-I,LIN TZU-CHING,Su Li-Li. Владелец: . Дата публикации: 2020-04-09.

Semiconductor Device Convex Source/Drain Region

Номер патента: US20200111712A1. Автор: Li Chii-Horng,KUO Chien-I,LIN TZU-CHING,Su Li-Li. Владелец: . Дата публикации: 2020-04-09.

NANOSTRUCTURE FIELD-EFFECT TRANSISTORS WITH ENHANCED MOBILITY SOURCE/DRAIN REGIONS

Номер патента: US20180130878A1. Автор: Pawlak Bartlomiej J.. Владелец: . Дата публикации: 2018-05-10.

SOURCE/DRAIN REGIONS FOR FIN FIELD EFFECT TRANSISTORS AND METHODS OF FORMING SAME

Номер патента: US20170133508A1. Автор: LIU Chi-Wen,Ching Kuo-Cheng. Владелец: . Дата публикации: 2017-05-11.

Methods of forming silicon/germanium protection layer above source/drain regions of a transistor and a device having such a protection layer

Номер патента: US20140217480A1. Автор: Stephan Kronholz,Joachim Patzer. Владелец: Globalfoundries Inc. Дата публикации: 2014-08-07.

Novel epi semiconductor material structures in source/drain regions of a transistor device formed on an soi substrate

Номер патента: US20200135895A1. Автор: Judson R. Holt,Shesh Mani Pandey,Jagar Singh. Владелец: Globalfoundries Inc. Дата публикации: 2020-04-30.

Semiconductor device including source/drain region

Номер патента: US20200152740A1. Автор: Seung Hun Lee,Young Dae Cho,Su Jin Jung,Sung Uk JANG. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2020-05-14.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20210193831A1. Автор: Jeng Pei-Ren,LEE CHIEN-WEI,SUNG Hsueh-Chang,Li Chii-Horng,Lee Yen-Ru,TING Heng-Wen,HSU Tzu-Hsiang,CHIN Chih-Yun,LIN YAN-TING,Tai Roger,Liu Davie. Владелец: . Дата публикации: 2021-06-24.

VERTICAL FIELD EFFECT TRANSISTOR WITH BOTTOM SOURCE-DRAIN REGION

Номер патента: US20210210632A1. Автор: Reznicek Alexander,Yeh Chun-chen,Xie Ruilong,Pranatharthi Haran Balasubramanian S.. Владелец: . Дата публикации: 2021-07-08.

SOI BASED FINFET WITH STRAINED SOURCE-DRAIN REGIONS

Номер патента: US20160190302A1. Автор: Bedell Stephen W.,Sadana Devendra K.,Reznicek Alexander,Fogel Keith E.,Schepis Dominic J.,de Souza Joel P.. Владелец: . Дата публикации: 2016-06-30.

SELF-ALIGNED DOPING IN SOURCE/DRAIN REGIONS FOR LOW CONTACT RESISTANCE

Номер патента: US20180197792A1. Автор: Guo Dechao,Wu Heng,Liu Zuoguang,Tsutsui Gen. Владелец: . Дата публикации: 2018-07-12.

SEMICONDUCTOR DEVICE WITH SILICIDED SOURCE/DRAIN REGION

Номер патента: US20180197955A1. Автор: Huang Chien-Chao,Yeo Yee-Chia,LIN Chun-Chieh,Wang Chao-Hsiung,Hu Chenming. Владелец: . Дата публикации: 2018-07-12.

Semiconductor memory devices having an undercut source/drain region

Номер патента: US20190198503A1. Автор: Hui Zang,Manfred Eller. Владелец: Globalfoundries Inc. Дата публикации: 2019-06-27.

NOVEL SOURCE/DRAIN REGIONS FOR TRANSISTOR DEVICES AND METHODS OF FORMING SAME

Номер патента: US20210234045A1. Автор: Holt Judson R.,ZHU Baofu,Malinowski Arkadiusz,Mishra Shiv Kumar. Владелец: . Дата публикации: 2021-07-29.

SEMICONDUCTOR DEVICE INCLUDING MOS TRANSISTOR HAVING SILICIDED SOURCE/DRAIN REGION AND METHOD OF FABRICATING THE SAME

Номер патента: US20190214498A1. Автор: Kang Sungkwan,Park Keum Seok,Lee Byeongchan,Kang Sangbom,Kim Nam-Kyu. Владелец: . Дата публикации: 2019-07-11.

SEMICONDUCTOR DEVICE WITH ADJACENT SOURCE/DRAIN REGIONS CONNECTED BY A SEMICONDUCTOR BRIDGE, AND METHOD FOR FABRICATING THE SAME

Номер патента: US20190221663A1. Автор: Lee Byeong-Chan,Koo Bon-Young,Song Woo-Bin,Kim Seok-Hoon,Kim Nam-Kyu,JUNG Su-Jin. Владелец: . Дата публикации: 2019-07-18.

SIMPLIFIED GATE TO SOURCE/DRAIN REGION CONNECTIONS

Номер патента: US20180240885A1. Автор: Luning Scott D.,Pritchard David,Neogi Tuhin Guha,Punchihewa Kasun Anupama. Владелец: . Дата публикации: 2018-08-23.

METHODS OF FORMING GRAPHENE CONTACTS ON SOURCE/DRAIN REGIONS OF FINFET DEVICES

Номер патента: US20170243791A1. Автор: JACOB Ajey Poovannummoottil. Владелец: . Дата публикации: 2017-08-24.

USING SELECTIVELY FORMED CAP LAYERS TO FORM SELF-ALIGNED CONTACTS TO SOURCE/DRAIN REGIONS

Номер патента: US20210280690A1. Автор: Cheng Kangguo,Xie Ruilong,Park Chanro,Lee Choonghyun. Владелец: . Дата публикации: 2021-09-09.

METHODS OF FORMING UPPER SOURCE/DRAIN REGIONS ON A VERTICAL TRANSISTOR DEVICE

Номер патента: US20180248046A1. Автор: Zhang John,Shu Jiehui,Huang Haigou,Wu Xusheng. Владелец: . Дата публикации: 2018-08-30.

CONSTRAINED EPITAXIAL SOURCE/DRAIN REGIONS ON SEMICONDUCTOR-ON-INSULATOR FINFET DEVICE

Номер патента: US20150279958A1. Автор: Greene Brian J.,Kumar Arvind,Mocuta Dan M.. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2015-10-01.

SEMICONDUCTOR DEVICE INCLUDING MOS TRANSISTOR HAVING SILICIDED SOURCE/DRAIN REGION AND METHOD OF FABRICATING THE SAME

Номер патента: US20170278967A1. Автор: Kang Sungkwan,Park Keum Seok,Lee Byeongchan,Kang Sangbom,Kim Nam-Kyu. Владелец: . Дата публикации: 2017-09-28.

SOURCE/DRAIN REGIONS OF FINFET DEVICES AND METHODS OF FORMING SAME

Номер патента: US20210391456A1. Автор: SUNG Hsueh-Chang,Li Kun-Mu,Lee Yen-Ru,TING Heng-Wen. Владелец: . Дата публикации: 2021-12-16.

Air gap adjacent a bottom source/drain region of vertical transistor device

Номер патента: US20180308930A1. Автор: Kangguo Cheng,Ruilong Xie,Tenko Yamashita,Chun-Chen Yeh. Владелец: Globalfoundries Inc. Дата публикации: 2018-10-25.

SEMICONDUCTOR DEVICES WITH SHAPED PORTIONS OF ELEVATED SOURCE/DRAIN REGIONS

Номер патента: US20180331218A1. Автор: LEE Sang-Woo,Kang Sang-Bom,Kim Chul-Sung,Kim Dae-Yong,CHOI Hyo-Seok,SHIN Chung-hwan,Ryu Je-Hyung,Kim Jeong-lk. Владелец: . Дата публикации: 2018-11-15.

SEMICONDUCTOR DEVICE HAVING TIPLESS EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20170338347A1. Автор: Bohr Mark T.. Владелец: Intel Corporation. Дата публикации: 2017-11-23.

SEMICONDUCTOR DEVICE WITH MULTI-LAYERED SOURCE/DRAIN REGIONS HAVING DIFFERENT DOPANT CONCENTRATIONS AND MANUFACTURING METHOD THEREOF

Номер патента: US20190334029A1. Автор: LEE CHENG-HAN,Chang Shih-Chieh,MORE Shahaji B.,Pan Zheng-Yang,Ma Chih-Yu. Владелец: . Дата публикации: 2019-10-31.

SEMICONDUCTOR DEVICE HAVING TIPLESS EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20200335626A1. Автор: Bohr Mark T.. Владелец: Intel Corporation. Дата публикации: 2020-10-22.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20180350986A1. Автор: Tateshita Yasushi. Владелец: SONY CORPORATION. Дата публикации: 2018-12-06.

INTERFACE-LESS CONTACTS TO SOURCE/DRAIN REGIONS AND GATE ELECTRODE OVER ACTIVE PORTION OF DEVICE

Номер патента: US20190355829A1. Автор: Basker Veeraraghavan S.,Wang Junli,Bu Huiming. Владелец: . Дата публикации: 2019-11-21.

Crystallized silicon carbon replacement material for nmos source/drain regions

Номер патента: US20180374951A1. Автор: Glenn A. Glass,Karthik Jambunathan,Anand S. Murthy,Chandra S. Mohapatra,Daniel B. Aubertine,Jacob M. Jensen. Владелец: Intel Corp. Дата публикации: 2018-12-27.

SEMICONDUCTOR DEVICE WITH MULTI-LAYERED SOURCE/DRAIN REGIONS HAVING DIFFERENT DOPANT CONCENTRATIONS AND MANUFACTURING METHOD THEREOF

Номер патента: US20200365720A1. Автор: LEE CHENG-HAN,Chang Shih-Chieh,MORE Shahaji B.,Pan Zheng-Yang,Ma Chih-Yu. Владелец: . Дата публикации: 2020-11-19.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20190378920A1. Автор: Jeng Pei-Ren,LEE CHIEN-WEI,SUNG Hsueh-Chang,Li Chii-Horng,Lee Yen-Ru,TING Heng-Wen,HSU Tzu-Hsiang,CHIN Chih-Yun,LIN YAN-TING,Tai Roger,Liu Davie. Владелец: . Дата публикации: 2019-12-12.

Semiconductor Device Convex Source/Drain Region

Номер патента: US20190393095A1. Автор: Li Chii-Horng,KUO Chien-I,LIN TZU-CHING,Su Li-Li. Владелец: . Дата публикации: 2019-12-26.

SEMICONDUCTOR DEVICE HAVING TIPLESS EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20220359753A1. Автор: Bohr Mark T.. Владелец: Intel Corporation. Дата публикации: 2022-11-10.

Method for fabricating a semiconductor device having shallow source/drain regions

Номер патента: KR100510525B1. Автор: 이상진,김경수,강희성,오창봉. Владелец: 삼성전자주식회사. Дата публикации: 2005-08-26.

Semiconductor device having depletion barrier layer at source/drain regions and method of forming the same

Номер патента: KR100543472B1. Автор: 리밍. Владелец: 삼성전자주식회사. Дата публикации: 2006-01-20.

Semiconductor structure including stepped source/drain region

Номер патента: TW200845390A. Автор: Huilong Zhu,Zhi-Jiong Luo,Sunfei Fang,Thomas W Dyer. Владелец: Ibm. Дата публикации: 2008-11-16.

IMPROVED METHOD FOR INDUCING STRESS IN TRANSISTOR CHANNEL USING SACRIFICIAL SOURCE / DRAIN REGIONS AND GRID REPLACEMENT

Номер патента: FR3029012A1. Автор: Pierre Morin,Shay REBOH. Владелец: STMicroelectronics lnc USA. Дата публикации: 2016-05-27.

IMPROVED METHOD FOR INDUCING STRESS IN TRANSISTOR CHANNEL USING SACRIFICIAL SOURCE / DRAIN REGIONS AND GRID REPLACEMENT

Номер патента: FR3029012B1. Автор: Pierre Morin,Shay REBOH. Владелец: STMicroelectronics lnc USA. Дата публикации: 2017-12-22.

Metal-insulator-semiconductor tunneling contacts having an insulative layer disposed between source/drain contacts and source/drain regions

Номер патента: US8110877B2. Автор: Gilbert Dewey,Robert S. Chau,Jack Kavalieros,Niloy Mukherjee,Matthew V. Metz. Владелец: Intel Corp. Дата публикации: 2012-02-07.

Engineered Source/drain Region For N-type Mosfet

Номер патента: CN104037224A. Автор: 陈志辉,李启弘,吕伟元,舒丽丽,黃俊鸿. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2014-09-10.

Methods of forming upper source/drain regions on a vertical transistor device

Номер патента: US10229999B2. Автор: John Zhang,Xusheng Wu,Jiehui SHU,Haigou Huang. Владелец: Globalfoundries Inc. Дата публикации: 2019-03-12.

Semiconductor device having elevated source/drain regions and method of fabricating the same

Номер патента: KR100487564B1. Автор: 최시영,손용훈,정인수,이병찬,이덕형. Владелец: 삼성전자주식회사. Дата публикации: 2005-05-03.

Semiconductor device having tipless epitaxial source/drain regions

Номер патента: EP2302668A2. Автор: Mark T. Bohr. Владелец: Intel Corp. Дата публикации: 2011-03-30.

Transistor with air gap under source/drain region in bulk semiconductor substrate

Номер патента: US11605710B2. Автор: Anthony K. Stamper,Steven M. Shank,Uzma B. Rana,Srikanth Srihari. Владелец: GlobalFoundries US Inc. Дата публикации: 2023-03-14.

A tensile strained NMOS transistor using group III-N source/drain regions

Номер патента: CN101317252A. Автор: S·达塔,J·T·卡瓦列罗斯,M·K·胡代特,J·K·布拉斯克,B·吉恩. Владелец: Intel Corp. Дата публикации: 2008-12-03.

A tensile strained nmos transistor using group iii-n source/drain regions

Номер патента: WO2007078892A3. Автор: Suman Datta,Been-Yih Jin,Jack T Kavalieros,Mantu K Hudait,Justin K Brask. Владелец: Justin K Brask. Дата публикации: 2007-08-30.

Interface-less contacts to source/drain regions and gate electrode over active portion of device

Номер патента: US11139385B2. Автор: Huiming Bu,Junli Wang,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2021-10-05.

Method to fabricate a MOSFET using selective epitaxial growth to form lightly doped source/drain regions

Номер патента: US6284609B1. Автор: Shyue Fong Quek,Sang Yee Loong,Ting Cheong Ang,Puay Ing Ong. Владелец: Chartered Semiconductor Manufacturing Pte Ltd. Дата публикации: 2001-09-04.

Methods of Fabricating MOS Transistors Having Recesses with Elevated Source/Drain Regions

Номер патента: US20100041201A1. Автор: Yong-Hoon Son,Deok-Hyung Lee,Si-Young Choi,Byeong-Chan Lee,In-Soo Jung. Владелец: In-Soo Jung. Дата публикации: 2010-02-18.

Metal oxide semiconductor having epitaxial source drain regions and a method of manufacturing same using dummy gate process

Номер патента: US20220352373A1. Автор: Yasushi Tateshita. Владелец: Sony Group Corp. Дата публикации: 2022-11-03.

IC structure including porous semiconductor layer under trench isolations adjacent source/drain regions

Номер патента: US11677000B2. Автор: Anthony K. Stamper,Steven M. Shank,Uzma B. Rana. Владелец: GlobalFoundries US Inc. Дата публикации: 2023-06-13.

Source/drain regions in integrated circuit structures

Номер патента: US11450738B2. Автор: Glenn A. Glass,Anand S. Murthy,Sean T. MA,Biswajeet Guha. Владелец: Intel Corp. Дата публикации: 2022-09-20.

Semiconductor device having tipless epitaxial source/drain regions

Номер патента: KR101389715B1. Автор: 마크 티 볼. Владелец: 인텔 코포레이션. Дата публикации: 2014-04-29.

Shallow source/drain regions for CMOS transistors

Номер патента: US20070037326A1. Автор: Chien-Hao Chen,Tze-Liang Lee,Chun-Feng Nieh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2007-02-15.

Use and reduce the method that quantity distance piece forms the semiconductor equipment using embedded semi-conductor material as source/drain regions

Номер патента: CN103426822B. Автор: J·亨治尔,S·弗莱克豪斯基,R·P·米卡罗. Владелец: Globalfoundries Inc. Дата публикации: 2016-08-31.

Short channel effect of MOS devices by retrograde well engineering using tilted dopant implantation into recessed source/drain regions

Номер патента: US20060065937A1. Автор: Thomas Hoffmann,Sunit Tyagi,Giuseppe Curello,Christopher Auth,Berhard Sell. Владелец: Intel Corp. Дата публикации: 2006-03-30.

Strained-semiconductor-on-insulator device structures with elevated source/drain regions

Номер патента: US7420201B2. Автор: Eugene A. Fitzgerald,Richard Hammond,Anthony J. Lochtefeld,Matthew T. Currie,Thomas A. Langdo. Владелец: Amber Wave Systems Inc. Дата публикации: 2008-09-02.

Methods of fabricating MOS transistors having recesses with elevated source/drain regions

Номер патента: US8039350B2. Автор: Yong-Hoon Son,Deok-Hyung Lee,Si-Young Choi,Byeong-Chan Lee,In-Soo Jung. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2011-10-18.

Transistor with asymmetrically arranged source/drain regions

Номер патента: CN113224137A. Автор: 李文君,谷曼. Владелец: GlobalFoundries US Inc. Дата публикации: 2021-08-06.

Semiconductor device having tipless epitaxial source/drain regions

Номер патента: US10490662B2. Автор: Mark T. Bohr. Владелец: Intel Corp. Дата публикации: 2019-11-26.

Method of forming source/drain regions in a semiconductor device

Номер патента: US6720227B1. Автор: Basab Bandyopadhyay,Jon D. Cheek,Daniel Kadosh,James F. Buller. Владелец: Advanced Micro Devices Inc. Дата публикации: 2004-04-13.

MOS devices having elevated source/drain regions

Номер патента: US20080277735A1. Автор: Chih-Hsin Ko,Wen-Chin Lee,Hung-Wei Chen,Ta-Ming Kuan,Chung-Hu Ke. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2008-11-13.

Semiconductor device having tipless epitaxial source/drain regions

Номер патента: EP2149150A4. Автор: Mark T Bohr. Владелец: Intel Corp. Дата публикации: 2012-02-22.

Device with diffusion barrier layer in source/drain regions

Номер патента: CN107045987B. Автор: 赵沛,S·M·潘迪,朱宝富,F·L·贝尼斯坦特. Владелец: Globalfoundries Inc. Дата публикации: 2020-08-21.

Semiconductor device having tipless epitaxial source/drain regions and manufacturing method

Номер патента: CN101681842B. Автор: M·T·博尔. Владелец: Intel Corp. Дата публикации: 2011-07-13.

Source/drain regions and methods of forming same

Номер патента: KR20220113232A. Автор: 치이-호릉 리,이-치아 예오,후이-린 후앙,리-리 수. Владелец: 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드. Дата публикации: 2022-08-12.

Semiconductor device including transistors having embedded source/drain regions each including upper and lower main layers comprising germanium

Номер патента: US8648424B2. Автор: Dong-Suk Shin,Myung-sun Kim,Dong-Hyuk Kim,Hoi-sung Chung. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2014-02-11.

Nanosheet device with air-gaped source/drain regions

Номер патента: US20230178596A1. Автор: Yi Song,Kangguo Cheng,Ruilong Xie,Huimei Zhou. Владелец: International Business Machines Corp. Дата публикации: 2023-06-08.

Tensile strained NMOS transistor using group III-N source/drain regions

Номер патента: US7592213B2. Автор: Jack T. Kavalieros,Justin K. Brask,Suman Datta,Mantu K. Hudait,Been-Yih Jin. Владелец: Intel Corp. Дата публикации: 2009-09-22.

Field effect transistor with metal source/drain regions

Номер патента: US20060202266A1. Автор: AmIan Majumdar,Mark Doczy,Justin Brask,Brian Doyle,Suman Datta,Marko Radosavljevic,Robert Chau,Jack Kavalieros. Владелец: Intel Corp. Дата публикации: 2006-09-14.

STRUCTURE AND METHOD FOR IMPROVED STRESS AND YIELD IN pFETS WITH EMBEDDED SiGe SOURCE/DRAIN REGIONS

Номер патента: US20070018205A1. Автор: Dureseti Chidambarrao,Brian Greene. Владелец: International Business Machines Corp. Дата публикации: 2007-01-25.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20230411478A1. Автор: MING-CHING Chang,Chao-Cheng Chen,Shih-Yao Lin,Chih-Han Lin,Chen-Ping CHEN,Kuei-Yu Kao. Владелец: Mcdermott W&e Llp LLP. Дата публикации: 2023-12-21.

Semiconductor fabrication process including recessed source/drain regions in an soi wafer

Номер патента: TWI380374B. Автор: Bich-Yen Nguyen,Voon-Yew Thean,Tab A Stephens,Brian J Goolsby,Thien T Nguyen. Владелец: FREESCALE SEMICONDUCTOR INC. Дата публикации: 2012-12-21.

Semiconductor device having tipless epitaxial source/drain regions

Номер патента: EP3151267B1. Автор: Mark T. Bohr. Владелец: Intel Corp. Дата публикации: 2024-06-12.

Dram having deeper source drain region than that of an logic region

Номер патента: US7911005B2. Автор: Hiroki Shirai. Владелец: Renesas Electronics Corp. Дата публикации: 2011-03-22.

Method of enhancing surface doping concentration of source/drain regions

Номер патента: US9613817B1. Автор: Vimal Kamineni,Steven Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2017-04-04.

Semiconductor processing methods of forming a contact opening to a conductive line and methods of forming substrate active area source/drain regions

Номер патента: US20020115248A1. Автор: Werner Juengling. Владелец: Individual. Дата публикации: 2002-08-22.

Interconnect techniques for electrically connecting source/drain regions of stacked transistors

Номер патента: US20230352481A1. Автор: Gilbert Dewey,Patrick Morrow,Anand S. Murthy,Willy Rachmady,Rishabh Mehandru,Aaron D. Lilak,Ehren Mannebach,Anh Phan,Christopher Jezewski,Cheng-Ying Huang. Владелец: Intel Corp. Дата публикации: 2023-11-02.

Methods of manufacturing integrated circuits having finfet structures with epitaxially formed source/drain regions

Номер патента: US20150099336A1. Автор: Min-Hwa Chi,Hoong Shing Wong. Владелец: Globalfoundries Inc. Дата публикации: 2015-04-09.

Methods of forming MIM type capacitors by forming upper and lower electrode layers in a recess that exposes a source/drain region of a transistor and MIM capacitors so formed

Номер патента: US20030129805A1. Автор: Hong-Ki Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2003-07-10.

Fabrication of an eeprom cell with emitter-polysilicon source/drain regions

Номер патента: WO2006016972A2. Автор: Muhammad I. Chaudhry. Владелец: ATMEL CORPORATION. Дата публикации: 2006-02-16.

Fabrication of an eeprom cell with emitter-polysilicon source/drain regions

Номер патента: EP1779424A2. Автор: Muhammad I.; CHAUDHRY. Владелец: Atmel Corp. Дата публикации: 2007-05-02.

Vertical transistor with source/drain regions induced by work-function differences between a semiconductor pillar body and surrounding metal electrodes

Номер патента: US09496360B2. Автор: Fujio Masuoka,Hiroki Nakamura. Владелец: Unisantis Electronics Singapore Pte Ltd. Дата публикации: 2016-11-15.

Non-volatile memory with sidewall channels and raised source/drain regions

Номер патента: WO2009129053A1. Автор: James Kai,Takashi Orimoto,Vinod R. Purayath,Henry Chien,George Matamis. Владелец: SanDisk Corporation. Дата публикации: 2009-10-22.

Radio frequency transistor amplifiers having widened and/or asymmetric source/drain regions for improved on-resistance performance

Номер патента: US11791389B2. Автор: Scott Sheppard,Jeremy Fisher,Kyle BOTHE,Jia GUO. Владелец: Wolfspeed Inc. Дата публикации: 2023-10-17.

Radio frequency transistor amplifiers having widened and/or asymmetric source/drain regions for improved on-resistance performance

Номер патента: EP4275233A1. Автор: Scott Sheppard,Jeremy Fisher,Kyle BOTHE,Jia GUO. Владелец: Wolfspeed Inc. Дата публикации: 2023-11-15.

Transistor having stacked source/drain regions with formation assistance regions and multi-region wrap-around source/drain contacts

Номер патента: US20210408233A1. Автор: Kangguo Cheng,Ruilong Xie,Chanro Park,Juntao Li,Reinaldo Vega. Владелец: International Business Machines Corp. Дата публикации: 2021-12-30.

FINFET DEVICES INCLUDING HIGH MOBILITY CHANNEL MATERIALS WITH MATERIALS OF GRADED COMPOSITION IN RECESSED SOURCE/DRAIN REGIONS AND METHODS OF FORMING THE SAME

Номер патента: US20150035008A1. Автор: Kittl Jorge A.,Rodder Mark S.,Bowen Robert C.. Владелец: SAMSUNG ELECTRONICS CO., LTD.. Дата публикации: 2015-02-05.

SELECTIVE CONTACT ETCH FOR UNMERGED EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20170047325A1. Автор: Reznicek Alexander,Mehta Sanjay C.. Владелец: . Дата публикации: 2017-02-16.

VERTICAL TRANSPORT FIELD-EFFECT TRANSISTOR STRUCTURE HAVING INCREASED EFFECTIVE WIDTH AND SELF-ALIGNED ANCHOR FOR SOURCE/DRAIN REGION FORMATION

Номер патента: US20210057568A1. Автор: Ando Takashi,Reznicek Alexander,Xie Ruilong,Hashemi Pouya. Владелец: . Дата публикации: 2021-02-25.

Methods of making source/drain regions positioned inside u-shaped semiconductor material using source/drain placeholder structures

Номер патента: US20170077301A1. Автор: Bartlomiej Jan Pawlak. Владелец: Globalfoundries Inc. Дата публикации: 2017-03-16.

ELONGATED SOURCE/DRAIN REGION STRUCTURE IN FINFET DEVICE

Номер патента: US20180151731A1. Автор: Yang Feng-Cheng,LEE Wei-Yang,Li Chii-Horng,Chen Ting-Yeh. Владелец: . Дата публикации: 2018-05-31.

METHODS OF FORMING EPITAXIAL SEMICONDUCTOR MATERIAL ON SOURCE/DRAIN REGIONS OF A FINFET SEMICONDUCTOR DEVICE AND THE RESULTING DEVICES

Номер патента: US20150214369A1. Автор: Liu Jinping,Fronheiser Jody A.,AKARVARDAR Murat Kerem,JACOB Ajey Poovannummoottil,Krishnan Bharat V.,Bentley Steven. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2015-07-30.

HYBRID FINFET STRUCTURE WITH BULK SOURCE/DRAIN REGIONS

Номер патента: US20190237564A1. Автор: Jan Chia-Hong,Hafez Walid M.,Ramaswamy Rahul,OLAC-VAW Roman W.,LEE CHEN-GUAN,CHANG Hsu-Yu,DIAS Neville L.. Владелец: . Дата публикации: 2019-08-01.

VERTICAL TRANSPORT FIELD-EFFECT TRANSISTOR STRUCTURE HAVING INCREASED EFFECTIVE WIDTH AND SELF-ALIGNED ANCHOR FOR SOURCE/DRAIN REGION FORMATION

Номер патента: US20210391444A1. Автор: Ando Takashi,Reznicek Alexander,Xie Ruilong,Hashemi Pouya. Владелец: . Дата публикации: 2021-12-16.

SELECTIVE CONTACT ETCH FOR UNMERGED EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20190333916A1. Автор: Reznicek Alexander,Mehta Sanjay C.. Владелец: . Дата публикации: 2019-10-31.

Delta doping layer in MOSFET source/drain region

Номер патента: US9166035B2. Автор: Li-Ting Wang,Hung-Ta Lin,Mao-Lin Huang,Chien-Hsun Wang,Meng-Ku Chen,Chun-Hsiung Lin,Pang-Yen Tsai,Hui-Cheng Chang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2015-10-20.

Selective contact etch for unmerged epitaxial source/drain regions

Номер патента: US10366988B2. Автор: Alexander Reznicek,Sanjay C. Mehta. Владелец: International Business Machines Corp. Дата публикации: 2019-07-30.

Methods of making source/drain regions positioned inside U-shaped semiconductor material using source/drain placeholder structures

Номер патента: US9711644B2. Автор: Bartlomiej Jan Pawlak. Владелец: Globalfoundries Inc. Дата публикации: 2017-07-18.

Source/drain regions of semiconductor device and method of forming the same

Номер патента: US20220359653A1. Автор: Yee-Chia Yeo,Chii-Horng Li,Li-Li Su,Wei-Min Liu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-11-10.

Method of forming vertical field effect transistors with different gate lengths and a resulting structure

Номер патента: US20190103319A1. Автор: Wei Hong,YI Qi,Hui Zang,Kangguo Cheng,Ruilong Xie,Tenko Yamashita,Chun-Chen Yeh,Yanping SHEN,Jianwei PENG,Hsien-Ching Lo,Yongjun Shi. Владелец: Globalfoundries Inc. Дата публикации: 2019-04-04.

Memory Arrays Comprising Vertically-Alternating Tiers Of Insulative Material And Memory Cells And Methods Of Forming A Memory Array Comprising Memory Cells Individually Comprising A Transistor And A Capacitor

Номер патента: US20240298451A1. Автор: Durai Vishak Nirmal Ramaswamy. Владелец: Micron Technology Inc. Дата публикации: 2024-09-05.

Memory Arrays Comprising Vertically-Alternating Tiers Of Insulative Material And Memory Cells And Methods Of Forming A Memory Array Comprising Memory Cells Individually Comprising A Transistor And A Capacitor

Номер патента: US20190006376A1. Автор: Durai Vishak Nirmal Ramaswamy. Владелец: Micron Technology Inc. Дата публикации: 2019-01-03.

Memory arrays comprising vertically-alternating tiers of insulative material and memory cells and methods of forming a memory array comprising memory cells individually comprising a transistor and a capacitor

Номер патента: US12004354B2. Автор: Durai Vishak Nirmal Ramaswamy. Владелец: Micron Technology Inc. Дата публикации: 2024-06-04.

Via-first process for connecting a contact and a gate electrode

Номер патента: US20210265202A1. Автор: Mei-Yun Wang,Chao-Hsun Wang,Kuo-Yi Chao,Wang-Jung HSUEH. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-08-26.

Via-first process for connecting a contact and a gate electrode

Номер патента: US20240371687A1. Автор: Mei-Yun Wang,Chao-Hsun Wang,Kuo-Yi Chao,Wang-Jung HSUEH. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-11-07.

Via-first process for connecting a contact and a gate electrode

Номер патента: US12125743B2. Автор: Mei-Yun Wang,Chao-Hsun Wang,Kuo-Yi Chao,Wang-Jung HSUEH. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-22.

Via-first process for connecting a contact and a gate electrode

Номер патента: US20220093456A1. Автор: Mei-Yun Wang,Chao-Hsun Wang,Kuo-Yi Chao,Wang-Jung HSUEH. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-03-24.

Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions

Номер патента: US5718800A. Автор: Werner Juengling. Владелец: Micron Technology Inc. Дата публикации: 1998-02-17.

High voltage transistor with fin source/drain regions and trench gate structure

Номер патента: US20210036108A1. Автор: Srikanth Balaji Samavedam,Jagar Singh. Владелец: GlobalFoundries US Inc. Дата публикации: 2021-02-04.

Memory structure having a hexagonal shaped bit line contact disposed on a source/drain region

Номер патента: US20230124715A1. Автор: Yu-Ying Lin. Владелец: Nanya Technology Corp. Дата публикации: 2023-04-20.

Semiconductor device having transistors in which source/drain regions are shared

Номер патента: US20210020746A1. Автор: Toshinao Ishii. Владелец: Micron Technology Inc. Дата публикации: 2021-01-21.

Integrated memory having the body region comprising a different semiconductor composition than the source/drain region

Номер патента: US10943915B1. Автор: Haitao Liu,Kirk D. Prall,Kamal M. Karda,Albert Fayrushin. Владелец: Micron Technology Inc. Дата публикации: 2021-03-09.

Integrated Memory Having The Body region Comprising a Different Semiconductor Composition Than The Source/Drain Region

Номер патента: US20210066328A1. Автор: Haitao Liu,Kirk D. Prall,Kamal M. Karda,Albert Fayrushin. Владелец: Micron Technology Inc. Дата публикации: 2021-03-04.

Gap fill of metal stack in replacement gate process

Номер патента: US09935174B2. Автор: Victor Chan,Jin Ping HAN,Shangbin KO. Владелец: International Business Machines Corp. Дата публикации: 2018-04-03.

Gap fill of metal stack in replacement gate process

Номер патента: US09748358B2. Автор: Victor Chan,Jin Ping HAN,Shangbin KO. Владелец: International Business Machines Corp. Дата публикации: 2017-08-29.

Replacement gate electrode with a self-aligned dielectric spacer

Номер патента: US09660030B2. Автор: Shom Ponoth,Chih-Chao Yang,Steven J. Holmes,David V. Horak,Charles W. Koburger, III,Marc A. Bergendahl. Владелец: Globalfoundries Inc. Дата публикации: 2017-05-23.

Salicide formation on replacement metal gate finFET devices

Номер патента: US09985130B2. Автор: Soon-Cheon Seo,Effendi Leobandung,Tenko Yamashita,Chun-Chen Yeh. Владелец: International Business Machines Corp. Дата публикации: 2018-05-29.

Salicide formation on replacement metal gate finFet devices

Номер патента: US09577096B2. Автор: Soon-Cheon Seo,Effendi Leobandung,Tenko Yamashita,Chun-Chen Yeh. Владелец: International Business Machines Corp. Дата публикации: 2017-02-21.

Replacement gate electrode with a self-aligned dielectric spacer

Номер патента: WO2014149378A1. Автор: Shom Ponoth,Chih-Chao Yang,Steven J. Holmes,David V. Horak,Charles W. Koburger,Marc A. Bergendahl. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2014-09-25.

Replacement gate electrode with a self-aligned dielectric spacer

Номер патента: US20140363941A1. Автор: Shom Ponoth,Chih-Chao Yang,Steven J. Holmes,David V. Horak,Charles W. Koburger, III,Marc A. Bergendahl. Владелец: International Business Machines Corp. Дата публикации: 2014-12-11.

Methods of forming gate structures for semiconductor devices using a replacement gate technique and the resulting devices

Номер патента: US20150311081A1. Автор: Qi Zhang,Xiuyu Cai,Ajey Poovannummoottil Jacob,Ruilong Xie,Andy C. Wei,Michael Hargrove. Владелец: Globalfoundries Inc. Дата публикации: 2015-10-29.

Fin Cut to Prevent Replacement Gate Collapse on STI

Номер патента: US20180211955A1. Автор: BALASUBRAMANIAN Pranatharthiharan,Andrew M. Greene,John R. Sporre,Sivananda K. Kanakasabapathy. Владелец: International Business Machines Corp. Дата публикации: 2018-07-26.

Salicide formation on replacement metal gate finfet devices

Номер патента: US20160343856A1. Автор: Soon-Cheon Seo,Effendi Leobandung,Tenko Yamashita,Chun-Chen Yeh. Владелец: International Business Machines Corp. Дата публикации: 2016-11-24.

Salicide formation on replacement metal gate finfet devices

Номер патента: US20170047250A1. Автор: Soon-Cheon Seo,Effendi Leobandung,Tenko Yamashita,Chun-Chen Yeh. Владелец: International Business Machines Corp. Дата публикации: 2017-02-16.

Method of forming gate spacer for nanowire fet device

Номер патента: US20190296128A1. Автор: Jeffrey Smith,Anton Devilliers. Владелец: Tokyo Electron Ltd. Дата публикации: 2019-09-26.

Replacement gate structure for enhancing conductivity

Номер патента: US09508826B2. Автор: Arvind Kumar,Anthony I. Chou,Sungjae Lee. Владелец: Globalfoundries Inc. Дата публикации: 2016-11-29.

Replacement gate structure for enhancing conductivity

Номер патента: US09450072B2. Автор: Arvind Kumar,Anthony I. Chou,Sungjae Lee. Владелец: Globalfoundries Inc. Дата публикации: 2016-09-20.

Replacement gate structure on finfet devices with reduced size fin in the channel region

Номер патента: US20150364595A1. Автор: Hui Zang,Bingwu Liu. Владелец: Globalfoundries Inc. Дата публикации: 2015-12-17.

Replacement gate electrode with planar work function material layers

Номер патента: WO2013012453A1. Автор: Keith Kwong Hon Wong,Dechao Guo,Shu-Jen Han,Jun Yuan. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2013-01-24.

Method for integrating replacement gate in semiconductor device

Номер патента: US20130005097A1. Автор: Qiuxia Xu,Gaobo Xu. Владелец: Institute of Microelectronics of CAS. Дата публикации: 2013-01-03.

Replacement gate electrode with planar work function material layers

Номер патента: US20140042561A1. Автор: Keith Kwong Hon Wong,Dechao Guo,Shu-Jen Han,Jun Yuan. Владелец: International Business Machines Corp. Дата публикации: 2014-02-13.

Vertical replacement-gate silicon-on-insulator transistor

Номер патента: US20030064567A1. Автор: Samir Chaudhry,Paul Layman,J. Thomson,Jack Zhao,John McMacken. Владелец: Individual. Дата публикации: 2003-04-03.

Dual hard mask replacement gate

Номер патента: US20200335336A1. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2020-10-22.

Stacked field effect transistor devices with replacement gate

Номер патента: US12094937B2. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2024-09-17.

Self-aligned contact for replacement gate devices

Номер патента: US20130175587A1. Автор: Ying Li,Ravikumar Ramachandran,Richard S. Wise. Владелец: International Business Machines Corp. Дата публикации: 2013-07-11.

Formation of the dielectric cap layer for a replacement gate structure

Номер патента: US20140299924A1. Автор: Balasubramanian Pranatharthi Haran,David V. Horak,Ruilong Xie,Su Chen Fan. Владелец: International Business Machines Corp. Дата публикации: 2014-10-09.

Integrated circuit product with a gate height registration structure

Номер патента: US09412740B2. Автор: Michael Wedlake,Xiuyu Cai,Kangguo Cheng,Ali Khakifirooz,Ruilong Xie. Владелец: International Business Machines Corp. Дата публикации: 2016-08-09.

Partially recessed channel core transistors in replacement gate flow

Номер патента: US20160284596A1. Автор: Mahalingam Nandakumar. Владелец: Texas Instruments Inc. Дата публикации: 2016-09-29.

Fringe capacitance reduction for replacement gate CMOS

Номер патента: US09780192B2. Автор: Mahalingam Nandakumar,Hiroaki Niimi. Владелец: Texas Instruments Inc. Дата публикации: 2017-10-03.

Nanowire field effect transistor device having a replacement gate

Номер патента: US20190229186A1. Автор: Richard Kenneth Oxland. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-07-25.

Nanowire Field Effect Transistor Device Having a Replacement Gate

Номер патента: US20170025538A1. Автор: Richard Kenneth Oxland. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-01-26.

Nanowire field effect transistor device having a replacement gate

Номер патента: US20180174821A1. Автор: Richard Kenneth Oxland. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-06-21.

Verfahren zum Bilden von Replacement-Gate-Strukturen für vertikale Transistoren

Номер патента: DE102019208418A1. Автор: Steven Bentley,Steven Soss. Владелец: Globalfoundries Inc. Дата публикации: 2020-01-09.

Complementary metal oxide semiconductor replacement gate high-k metal gate devices with work function adjustments

Номер патента: US20190189524A1. Автор: Hemanth Jagannathan,Vamsi K. Paruchuri,Paul C. Jamison,Lisa F. Edge. Владелец: International Business Machines Corp. Дата публикации: 2019-06-20.

Semiconductor devices with air gate spacer and air gate cap

Номер патента: US20240347625A1. Автор: Chia-Hao Chang,Hai-Ching Chen,Hsin-Yen Huang,Cheng-Chi Chuang,Yu-Ming Lin,Ting-Ya Lo,Chi-Lin Teng,Lin-Yu HUANG. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-17.

Robust gate spacer for semiconductor devices

Номер патента: US09929255B2. Автор: Effendi Leobandung,Tenko Yamashita. Владелец: International Business Machines Corp. Дата публикации: 2018-03-27.

Transistor with a sub-fin dielectric region under a gate

Номер патента: US20180337235A1. Автор: Gilbert Dewey,Tahir Ghani,Jack T. Kavalieros,Anand S. Murthy,Chandra S. Mohapatra,Willy Rachmady,Matthew V. Metz,Nadia M. Rahhal-Orabi. Владелец: Intel Corp. Дата публикации: 2018-11-22.

Vertical fin with a gate structure having a modified gate geometry

Номер патента: US20180315825A1. Автор: Peng Xu,Kangguo Cheng. Владелец: International Business Machines Corp. Дата публикации: 2018-11-01.

Complementary metal oxide semiconductor replacement gate high-k metal gate devices with work function adjustments

Номер патента: US20170154825A1. Автор: Hemanth Jagannathan,Vamsi K. Paruchuri,Paul C. Jamison,Lisa F. Edge. Владелец: International Business Machines Corp. Дата публикации: 2017-06-01.

Complementary metal oxide semiconductor replacement gate high-k metal gate devices with work function adjustments

Номер патента: US20200144134A1. Автор: Hemanth Jagannathan,Vamsi K. Paruchuri,Paul C. Jamison,Lisa F. Edge. Владелец: International Business Machines Corp. Дата публикации: 2020-05-07.

Semiconductor structure with modified spacer and method for forming the same

Номер патента: US20230187535A1. Автор: Cheng-Chung Chang,Kuo-Feng Yu,Shu-Han Chen,Hsiu-Hao Tsao,Ming-Chang Wen,Chang-Jhih Syu,Yu-Jiun PENG,Hsuan-Chih Wu,Min-Chia Lee,Kai-Min Chien. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-06-15.

Densified gate spacers and formation thereof

Номер патента: US12107145B2. Автор: Yung-Cheng Lu,Chi On Chui,Te-En CHENG. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-10-01.

Methods to stop contact metal from extruding into replacement gates

Номер патента: US09620620B2. Автор: Ming Zhu,Harry-Hak-Lay Chuang,Lee-Wee Teo,Sheng-Chen Chung,Chi-Ju Lee,Kai-Shyang You. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-04-11.

Robust gate spacer for semiconductor devices

Номер патента: US09570554B2. Автор: Effendi Leobandung,Tenko Yamashita. Владелец: International Business Machines Corp. Дата публикации: 2017-02-14.

Semiconductor device including self-aligned gate structure and improved gate spacer topography

Номер патента: US09548250B1. Автор: Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-01-17.

Semiconductor device including self-aligned gate structure and improved gate spacer topography

Номер патента: US09425105B1. Автор: Tenko Yamashita,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2016-08-23.

Vertical fin with a gate structure having a modified gate geometry

Номер патента: US20180323271A1. Автор: Peng Xu,Kangguo Cheng. Владелец: International Business Machines Corp. Дата публикации: 2018-11-08.

Methods of forming replacement gate structures for nfet semiconductor devices and devices having such gate structures

Номер патента: US20140145274A1. Автор: Huang Liu,Wonwoo Kim,Jean-Baptiste Laloe. Владелец: Globalfoundries Inc. Дата публикации: 2014-05-29.

Replacement gate self-aligned carbon nanostructure transistor

Номер патента: US20140353589A1. Автор: Fei Liu,Qing Cao,Zhen Zhang,Zhengwen Li. Владелец: International Business Machines Corp. Дата публикации: 2014-12-04.

Semiconductor structures using replacement gate and methods of manufacture

Номер патента: US20130228835A1. Автор: Jeffrey P. Gambino,Kirk D. Peterson,Jed H. Rankin,John J. Ellis-Monaghan. Владелец: International Business Machines Corp. Дата публикации: 2013-09-05.

Corner rounding in a replacement gate approach based on a sacrificial fill material applied prior to work function metal deposition

Номер патента: US20110104880A1. Автор: Thomas Werner,Frank Richter,Jens Heinrich,Frank Seliger. Владелец: Individual. Дата публикации: 2011-05-05.

Replacement gate self-aligned carbon nanostructure transistor

Номер патента: US20140353590A1. Автор: Fei Liu,Qing Cao,Zhen Zhang,Zhengwen Li. Владелец: International Business Machines Corp. Дата публикации: 2014-12-04.

Structure and process to tuck fin tips self-aligned to gates

Номер патента: USRE50174E1. Автор: Hong He,Soon-Cheon Seo,Bruce B. Doris,Sivananda K. Kanakasabapathy,Stuart A. Sieg,Gauri Karve,Fee Li LIE,Derrick Liu. Владелец: Tessera LLC. Дата публикации: 2024-10-15.

Device with reinforced metal gate spacer and method of fabricating

Номер патента: US09780193B2. Автор: Kun-Yuan Liao,Feng-Yi Chang,Chun-Lung Chen,Chia-Lin Lu,Yu-Cheng Tung. Владелец: United Microelectronics Corp. Дата публикации: 2017-10-03.

Gate spacers and methods of forming

Номер патента: US09577070B2. Автор: Chun Hsiung Tsai,Kuo-Feng Yu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-02-21.

Single-gate FinFET and fabrication method thereof

Номер патента: EP2393118A1. Автор: Shing-Hwa Renn. Владелец: Nanya Technology Corp. Дата публикации: 2011-12-07.

Nanosheet channel post replacement gate process

Номер патента: US20190229218A1. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2019-07-25.

High-K gate electrode structure formed after transistor fabrication by using a spacer

Номер патента: US8470661B2. Автор: Kai Frohberg,Katrin Reiche,Uwe Griebenow,Heike Berthold. Владелец: Advanced Micro Devices Inc. Дата публикации: 2013-06-25.

Methods to stop contact metal from extruding into replacement gates

Номер патента: US20130323919A1. Автор: Ming Zhu,Harry-Hak-Lay Chuang,Lee-Wee Teo,Sheng-Chen Chung,Chi-Ju Lee,Kai-Shyang You. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2013-12-05.

Selector transistor with metal replacement gate wordline

Номер патента: US20210391386A1. Автор: Dafna Beery,Amitay Levi,Andrew J. Walker,Peter Cuevas. Владелец: Spin Assignment for Benefit of Creditors LLC. Дата публикации: 2021-12-16.

Gate spacer and formation method thereof

Номер патента: US20230299175A1. Автор: Szu-Ying Chen,Yee-Chia Yeo,Sen-Hong Syue,Huicheng Chang,Yi-Fan Chen,Yi-Rui Chen. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-09-21.

Gate spacers and methods of forming the same in semiconductor devices

Номер патента: US20240266224A1. Автор: Jhon Jhy Liaw,Chih-Yung Lin,Ta-Chun Lin,Kuo-Hua Pan. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2024-08-08.

Replacement gate structures for transistor devices

Номер патента: US09953978B2. Автор: Shom Ponoth,Ruilong Xie,Kisik Choi,Su Chen Fan. Владелец: International Business Machines Corp. Дата публикации: 2018-04-24.

FinFET semiconductor devices with replacement gate structures

Номер патента: US09773867B2. Автор: Xiuyu Cai,Kangguo Cheng,Ali Khakifirooz,Ruilong Xie. Владелец: International Business Machines Corp. Дата публикации: 2017-09-26.

Method of manufacturing a dual-gate FinFET

Номер патента: US09680023B1. Автор: YU Bao. Владелец: Shanghai Huali Microelectronics Corp. Дата публикации: 2017-06-13.

Fet with replacement gate structure and method of fabricating the same

Номер патента: CA2757818A1. Автор: Brent A. Anderson,Edward J. Nowak. Владелец: International Business Machines Corp. Дата публикации: 2010-12-29.

Conformal replacement gate electrode for short channel devices

Номер патента: GB2582080A. Автор: Ando Takashi,Narayanan Vijay,Bao Ruqiang,Rozen John,Ogawa Yohei,Hatanaka Masanobu. Владелец: Ulvac Inc. Дата публикации: 2020-09-09.

Multi-fin finfets with merged-fin source/drains and replacement gates

Номер патента: US20150187815A1. Автор: Kangguo Cheng,Alexander Reznicek,Ali Khakifirooz,Thomas N. Adam. Владелец: GlobalFoundries US 2 LLC. Дата публикации: 2015-07-02.

Conformal replacement gate electrode for short channel devices

Номер патента: US20200066859A1. Автор: Yohei Ogawa,Takashi Ando,Vijay Narayanan,Masanobu Hatanaka,John Rozen,Ruqiang Bao. Владелец: Ulvac Inc. Дата публикации: 2020-02-27.

Resistor and capacitor disposed directly upon a SAC cap of a gate structure of a semiconductor structure

Номер патента: US09773781B1. Автор: Hui Zang,Jerome Ciavatti,Jagar Singh. Владелец: Globalfoundries Inc. Дата публикации: 2017-09-26.

Process to fabricate a novel source-drain extension

Номер патента: SG125960A1. Автор: SONG JUN,QUEK Shyue Fong,XING Yu,Ang Ting Cheong. Владелец: Chartered Semiconductor Mfg. Дата публикации: 2006-10-30.

Vertical replacement gate (VRG) MOSFET with a conductive layer adjacent a source/drain region and method of manufacture therefor

Номер патента: US6518622B1. Автор: Yi Ma,John M. Hergenrother,Yih-Feng Chyan,Hongzong Chew,Donald P. Monroe. Владелец: Agere Systems LLC. Дата публикации: 2003-02-11.

Electronic Device Including a Non-Volatile Memory Cell and a Process of Forming the Same

Номер патента: US20220254920A1. Автор: Weize Chen,Sameer S. Haddad,Mark Griswold,Bruce B. Greenwood,Kenneth A. BATES. Владелец: Semiconductor Components Industries LLC. Дата публикации: 2022-08-11.

Antifuses using a finfet architecture

Номер патента: US20240063114A1. Автор: Si-Woo Lee. Владелец: Micron Technology Inc. Дата публикации: 2024-02-22.

Process to fabricate a novel source-drain extension

Номер патента: SG125122A1. Автор: SONG JUN,XING Yu,Ang Ting Cheong,Quek Shyfue Fong. Владелец: Chartered Semiconductor Mfg. Дата публикации: 2006-09-29.

Cmos integration scheme employing a silicide electrode and a silicide-germanide alloy electrode

Номер патента: WO2009101093A1. Автор: Jack Oon Chu,Young-Hee Kim,Cyril Cabral. Владелец: Ibm United Kingdom Limited. Дата публикации: 2009-08-20.

Selective dual silicide formation using a maskless fabrication process flow

Номер патента: US20230361125A1. Автор: Yasutoshi Okuno,Pang-Yen Tsai,Mrunal A. Khaderbad. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-09.

Semiconductor device and a method for fabricating the same

Номер патента: US20180005897A1. Автор: Chen-Chin Liu,Meng-Han LIN,Chih-Ren Hsieh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-01-04.

Fully-depleted SOI MOSFETs with low source and drain resistance and minimal overlap capacitance using a recessed channel damascene gate process

Номер патента: US6841831B2. Автор: Diane C. Boyd,Kevin K. Chan,Leathen Shi,Hussein I. Hanafi,Wesley Natzle. Владелец: International Business Machines Corp. Дата публикации: 2005-01-11.

Middle in-situ doped sige junctions for pmos devices on 28 nm low power/high performance technologies using a silicon oxide encapsulation, early halo and extension implantations

Номер патента: US20140183654A1. Автор: Jan Hoentschel,Thilo Scheiper,Stefan Flachowsky,Shiang Yang Ong. Владелец: GLOBALFOUNDRIES SINGAPORE PTE LTD. Дата публикации: 2014-07-03.

Semiconductor device with a fin-shaped active region and a gate electrode

Номер патента: US12015086B2. Автор: Jae-Hoon Lee,Tae-Young Kim,Gi-gwan PARK. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2024-06-18.

Bidirectional jfet and a process of forming the same

Номер патента: US20180061998A1. Автор: Prasad Venkatraman,Balaji Padmanabhan. Владелец: Semiconductor Components Industries LLC. Дата публикации: 2018-03-01.

Memory array with buried bitlines below vertical field effect transistors of memory cells and a method of forming the memory array

Номер патента: US20190035791A1. Автор: Hui Zang,Jerome Ciavatti,Rinus Tek Po Lee. Владелец: Globalfoundries Inc. Дата публикации: 2019-01-31.

Airgap spacer and local interconnect configuration with direct backside contact

Номер патента: US20240170545A1. Автор: Lawrence A. Clevenger,Hosadurga Shobha,Huai HUANG,Ruilong Xie,Nicholas Anthony Lanzillo. Владелец: International Business Machines Corp. Дата публикации: 2024-05-23.

Semiconductor device with increased distance between channel edges and a gate electrode

Номер патента: US5747828A. Автор: Masahiro Adachi,Takashi Funai,Akihiro Hata. Владелец: Sharp Corp. Дата публикации: 1998-05-05.

Integrated circuit device and a method of manufacturing the same

Номер патента: US20210134796A1. Автор: Seulki HONG,Jeonglim Kim,Myungsoo Noh,Sunghwan BAE,Moongi CHO. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2021-05-06.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20230378357A1. Автор: Shahaji B. More,Chandrashekhar Prakash SAVANT. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-23.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US11817500B2. Автор: Shahaji B. More,Chandrashekhar Prakash SAVANT. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-14.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20210408286A1. Автор: Shahaji B. More,Chandrashekhar Prakash SAVANT. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2021-12-30.

HETEROGENEOUS SOURCE DRAIN REGION AND EXTENSION REGION

Номер патента: US20160013313A1. Автор: Cheng Kangguo,Reznicek Alexander,Khakifirooz Ali,Hashemi Pouya. Владелец: . Дата публикации: 2016-01-14.

METHODS OF FORMING CONTACTS TO SOURCE/DRAIN REGIONS OF FINFET DEVICES BY FORMING A REGION THAT INCLUDES A SCHOTTKY BARRIER LOWERING MATERIAL

Номер патента: US20140273365A1. Автор: Wei Andy C.,Koh Shao Ming. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2014-09-18.

TRANSISTOR ARCHITECTURE HAVING EXTENDED RECESSED SPACER AND SOURCE/DRAIN REGIONS AND METHOD OF MAKING SAME

Номер патента: US20140291737A1. Автор: Jan Chia-Hong,Tsai Curtis,Park Joodong,Yeh Jeng-Ya D.,Hafez Walid M.. Владелец: . Дата публикации: 2014-10-02.

Floating-body dram transistor comprising source/drain regions separated from the gated body region

Номер патента: KR101406604B1. Автор: 세르귀에 오크호닌. Владелец: 마이크론 테크놀로지, 인코포레이티드. Дата публикации: 2014-06-11.

Floating-body dram transistor comprising source/drain regions separated from the gated body region

Номер патента: KR101277402B1. Автор: 세르귀에 오크호닌. Владелец: 마이크론 테크놀로지, 인코포레이티드. Дата публикации: 2013-06-20.

Method of gettering using doped SOG and a planarization technique

Номер патента: US5869388A. Автор: Tsiu Chiu Chan,Frank Randolph Bryant. Владелец: STMicroelectronics lnc USA. Дата публикации: 1999-02-09.

Methods of forming semiconductive materials having flattened surfaces; methods of forming isolation regions; and methods of forming elevated source/drain regions

Номер патента: US6911367B2. Автор: Er-Xuan Ping,Eric R. Blomiley. Владелец: Micron Technology Inc. Дата публикации: 2005-06-28.

Method of fabricating source/drain region and semiconductor structure having source/drain region fabricated by the same

Номер патента: CN105990150A. Автор: 魏振刚,周玉娜,庄弋纬,陈容甄,游骏伟. Владелец: Inotera Memories Inc. Дата публикации: 2016-10-05.

Semiconductor device and a method for fabricating the same

Номер патента: US20180337244A1. Автор: Kuang-Yuan Hsu,Chia-Ming Hsu,Jyh-Huei Chen,Chih-Pin TSAO,Pei-Yu Chou. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-11-22.

Methods of forming a metal-insulator-semiconductor (mis) structure and a dual contact device

Номер патента: WO2015142438A3. Автор: Kern Rim,John Jianhong ZHU,Stanley Seungchul SONG,Jeffrey Junhao XU,Choh fei Yeap. Владелец: QUALCOMM INCORPORATED. Дата публикации: 2015-12-17.

Methods of forming a metal-insulator-semiconductor (mis) structure and a dual contact device

Номер патента: WO2015142438A2. Автор: Kern Rim,John Jianhong ZHU,Stanley Seungchul SONG,Jeffrey Junhao XU,Choh fei Yeap. Владелец: QUALCOMM INCORPORATED. Дата публикации: 2015-09-24.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20230387306A1. Автор: Martin Christopher Holland,Mark Van Dal,Gerben Doornbos,Blandine Duriez. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-30.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20230377984A1. Автор: I-Sheng Chen,Chao-Ching Cheng,Tzu-Chiang CHEN,Hung-Li Chiang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-23.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US11830947B2. Автор: Martin Christopher Holland,Mark Van Dal,Gerben Doornbos,Blandine Duriez. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-28.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US11823957B2. Автор: I-Sheng Chen,Chao-Ching Cheng,Tzu-Chiang CHEN,Hung-Li Chiang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-11-21.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20200043802A1. Автор: I-Sheng Chen,Chao-Ching Cheng,Tzu-Chiang CHEN,Hung-Li Chiang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-02-06.

Transistor Architecture having extended recessed spacer and source/drain regions and method of making same

Номер патента: GB201513898D0. Автор: . Владелец: Intel Corp. Дата публикации: 2015-09-23.

Spin-qubit semiconductor devices with quantum dots embedded in a 28-silicon enriched device layer on a non-enriched substrate and a barrier superlattice and related methods

Номер патента: WO2024054282A3. Автор: Hideki Takeuchi,Robert J. Mears,Marek Hytha,Keith Doran Weeks,Nyles Wynn Cody. Владелец: Atomera Incorporated. Дата публикации: 2024-06-27.

Methods of forming source/drain regions using multilayer side wall spacers and structures so formed

Номер патента: US20030186508A1. Автор: Do-Hyung Kim. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2003-10-02.

Semiconductor device having dislocation loop located within boundary created by source/drain regions and method of manufacture

Номер патента: TW200633077A. Автор: Jihong Chen,Amitabh Jain,Antonio Luis Pacheco Rotondaro,Kai-Ping Liu. Владелец: Texas Instruments Inc. Дата публикации: 2006-09-16.

MOS transistor including extended NLDD source-drain regions for improved ruggedness

Номер патента: TW201123311A. Автор: Martin Alter. Владелец: Micrel Inc. Дата публикации: 2011-07-01.

Methods of Fabricating Devices Including Source/Drain Region with Abrupt Junction Profile

Номер патента: US20120088342A1. Автор: Li Ming,Kang-ill Seo,Changwoo Oh,Sangpil Sim,Dongil Bae. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2012-04-12.

Controlling the Shape of Source/Drain Regions in FinFETs

Номер патента: US20130089959A1. Автор: Su Chien-Chang,Chen Kuan-Yu,KWOK Tsz-Mei,SUNG Hsueh-Chang,LIN Hsien-Hsin. Владелец: Taiwan Semiconductor Manufacturing Company, Ltd.. Дата публикации: 2013-04-11.

LOCAL INTERCONNECT FOR GROUP IV SOURCE/DRAIN REGIONS

Номер патента: US20200006229A1. Автор: Kavalieros Jack T.,Chu-Kung Benjamin,Le Van H.,Glass Glenn A.,Murthy Anand S.,Agrawal Ashish,SUNG Seung Hoon. Владелец: Intel Corporation. Дата публикации: 2020-01-02.

STRUCTURE TO ENABLE TITANIUM CONTACT LINER ON pFET SOURCE/DRAIN REGIONS

Номер патента: US20170012120A1. Автор: Basker Veeraraghavan S.,Reznicek Alexander,Fogel Keith E.,Munro Nicole S.. Владелец: . Дата публикации: 2017-01-12.

GATE-ALL-AROUND (GAA) TRANSISTORS WITH SHALLOW SOURCE/DRAIN REGIONS AND METHODS OF FABRICATING THE SAME

Номер патента: US20220037493A1. Автор: SONG Stanley Seungchul,RIM Kern,Feng Peijie. Владелец: . Дата публикации: 2022-02-03.

FINFET DEVICES INCLUDING RECESSED SOURCE/DRAIN REGIONS HAVING OPTIMIZED DEPTHS AND METHODS OF FORMING THE SAME

Номер патента: US20150035074A1. Автор: Obradovic Borna J.,Hatcher Ryan M.,Kittl Jorge A.,Rodder Mark S.,Bowen Robert C.. Владелец: . Дата публикации: 2015-02-05.

Implantations for Forming Source/Drain Regions of Different Transistors

Номер патента: US20190035694A1. Автор: Wang Chun-Chieh,Chang Shih-Chieh,MORE Shahaji B.,Pan Zheng-Yang. Владелец: . Дата публикации: 2019-01-31.

INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH SALICIDE CONTACTS ON NON-PLANAR SOURCE/DRAIN REGIONS

Номер патента: US20140131777A1. Автор: Chi Min-Hwa,WONG Hoong Shing. Владелец: . Дата публикации: 2014-05-15.

Device Having Source/Drain Regions Regrown from Un-Relaxed Silicon Layer

Номер патента: US20140138742A1. Автор: Clement Hsingjen Wann,Chih-Hsin Ko,Cheng-Ying Huang,Yao-Tsung Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2014-05-22.

DELTA DOPING LAYER IN MOSFET SOURCE/DRAIN REGION

Номер патента: US20150069467A1. Автор: Tsai Pang-Yen,LIN Hung-Ta,Huang Mao-Lin,Wang Chien-Hsun,Wang Li-Ting,Lin Chun-Hsiung,Chen Meng-Ku,Chang Hui-Cheng. Владелец: Taiwan Semiconductor Manufacturing Company Limited. Дата публикации: 2015-03-12.

FINFET DEVICE HAVING A MERGED SOURCE DRAIN REGION UNDER CONTACT AREAS AND UNMERGED FINS BETWEEN CONTACT AREAS, AND A METHOD OF MANUFACTURING SAME

Номер патента: US20150069527A1. Автор: Reznicek Alexander,Kerber Pranita,Ouyang Qiqing C.. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2015-03-12.

METHOD FOR THE FORMATION OF A FINFET DEVICE WITH EPITAXIALLY GROWN SOURCE-DRAIN REGIONS HAVING A REDUCED LEAKAGE PATH

Номер патента: US20160071772A1. Автор: Loubet Nicolas,MONFRAY Stéphane,SAMPSON Ronald K.. Владелец: . Дата публикации: 2016-03-10.

SEMICONDUCTOR DEVICES INCLUDING SOURCE/DRAIN REGIONS HAVING ANTIMONY DOPED LAYERS

Номер патента: US20220093739A1. Автор: KIM Kihwan,Lee Junghan,KIM Changhee,PARK Suhyueon,CHOI Jaehong. Владелец: SAMSUNG ELECTRONICS CO., LTD.. Дата публикации: 2022-03-24.

LOW RESISTANCE SOURCE/DRAIN REGIONS IN III-V TRANSISTORS

Номер патента: US20200075753A1. Автор: YANG Bin,Li Xia,Tao Gengming. Владелец: . Дата публикации: 2020-03-05.

Isolation Structure for for Isolating Epitaxially Grown Source/Drain Regions and Method of Fabrication Thereof

Номер патента: US20220102509A1. Автор: PAN Kuo-Hua,LIAW Jhon Jhy,Chiang Mu-Chi,YEH Kuan-Lin,Lin Ta-Chun,Lin Chun-Jun. Владелец: . Дата публикации: 2022-03-31.

METHODS OF FORMING EPI SEMICONDUCTOR MATERIAL IN SOURCE/DRAIN REGIONS OF A TRANSISTOR DEVICE FORMED ON AN SOI SUBSTRATE

Номер патента: US20190088766A1. Автор: Pandey Shesh Mani,Holt Judson R.,SINGH Jagar. Владелец: . Дата публикации: 2019-03-21.

EPI SEMICONDUCTOR STRUCTURES WITH INCREASED EPI VOLUME IN SOURCE/DRAIN REGIONS OF A TRANSISTOR DEVICE FORMED ON AN SOI SUBSTRATE

Номер патента: US20220181468A1. Автор: Pandey Shesh Mani,HOLT Judson Robert. Владелец: . Дата публикации: 2022-06-09.

SEMICONDUCTOR DEVICE WITH ADJACENT SOURCE/DRAIN REGIONS CONNECTED BY A SEMICONDUCTOR BRIDGE, AND METHOD FOR FABRICATING THE SAME

Номер патента: US20170117406A1. Автор: Lee Byeong-Chan,Koo Bon-Young,Song Woo-Bin,Kim Seok-Hoon,Kim Nam-Kyu,JUNG Su-Jin. Владелец: . Дата публикации: 2017-04-27.

SEMICONDUCTOR DEVICE HAVING TIPLESS EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20160133749A1. Автор: Bohr Mark T.. Владелец: . Дата публикации: 2016-05-12.

Controlling the Shape of Source/Drain Regions in FinFETs

Номер патента: US20150137183A1. Автор: Su Chien-Chang,Chen Kuan-Yu,KWOK Tsz-Mei,SUNG Hsueh-Chang,LIN Hsien-Hsin. Владелец: . Дата публикации: 2015-05-21.

STRUCTURE TO ENABLE TITANIUM CONTACT LINER ON pFET SOURCE/DRAIN REGIONS

Номер патента: US20200127132A1. Автор: Basker Veeraraghavan S.,Reznicek Alexander,Fogel Keith E.,Munro Nicole S.. Владелец: . Дата публикации: 2020-04-23.

FINFET SEMICONDUCTOR DEVICES INCLUDING RECESSED SOURCE-DRAIN REGIONS ON A BOTTOM SEMICONDUCTOR LAYER AND METHODS OF FABRICATING THE SAME

Номер патента: US20150145003A1. Автор: Obradovic Borna J.,Rodder Mark S.,Bowen Robert C.. Владелец: . Дата публикации: 2015-05-28.

Isolation Structure For Isolating Epitaxially Grown Source/Drain Regions And Method Of Fabrication Thereof

Номер патента: US20220293752A1. Автор: Mu-Chi Chiang,Jhon Jhy Liaw,Ta-Chun Lin,Kuo-Hua Pan,Chun-Jun Lin,Kuan-Lin Yeh. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-09-15.

FACETED EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20200144365A1. Автор: Hong Wei,McArdle Timothy J.,Holt Judson R.,Qi Yi,Zang Hui,JIANG Liu,MULFINGER George R.,SICHLER Steffen A.,AYDIN Ömür I.. Владелец: . Дата публикации: 2020-05-07.

METHOD FOR THE FORMATION OF A FINFET DEVICE WITH EPITAXIALLY GROWN SOURCE-DRAIN REGIONS HAVING A REDUCED LEAKAGE PATH

Номер патента: US20150162433A1. Автор: Loubet Nicolas,MONFRAY Stéphane,Sampson Ronald Kevin. Владелец: . Дата публикации: 2015-06-11.

CHANNEL SiGe REMOVAL FROM PFET SOURCE/DRAIN REGION FOR IMPROVED SILICIDE FORMATION IN HKMG TECHNOLOGIES WITHOUT EMBEDDED SiGe

Номер патента: US20140246698A1. Автор: Flachowsky Stefan,Hoentschel Jan,Richter Ralf. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2014-09-04.

Methods of Forming Field Effect Transistors Having Silicon-Germanium Source/Drain Regions Therein

Номер патента: US20160172361A1. Автор: RHEE Hwa-Sung,Lee Seung-Chul,An Chul-Wan,Utomo Henry K.,Kim Seong-Dong. Владелец: . Дата публикации: 2016-06-16.

Engineered Source/Drain Region for N-Type MOSFET

Номер патента: US20140252468A1. Автор: CHEN Jyh-Huei,Lu Wei-Yuan,HUANG Chun-Hung,Li Chii-Horng,SU Lilly. Владелец: TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD.. Дата публикации: 2014-09-11.

SOI FINFET FINS WITH RECESSED FINS AND EPITAXY IN SOURCE DRAIN REGION

Номер патента: US20180175197A1. Автор: Basker Veeraraghavan S.,Reznicek Alexander,Mochizuki Shogo,Breil Nicolas L.,Gluschenkov Oleg. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2018-06-21.

DEVICE WITH DIFFUSION BLOCKING LAYER IN SOURCE/DRAIN REGION

Номер патента: US20180175198A1. Автор: Pandey Shesh Mani,ZHU Baofu,Zhao Pei,Benistant Francis L.. Владелец: . Дата публикации: 2018-06-21.

METHODS OF FORMING CONTACTS TO SOURCE/DRAIN REGIONS OF FINFET DEVICES

Номер патента: US20140273369A1. Автор: Wei Andy C.,Koh Shao Ming. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2014-09-18.

Epitaxial Source/Drain Regions in FinFETs and Methods for Forming the Same

Номер патента: US20150200271A1. Автор: Lee Tung Ying,WANG Chen-Han. Владелец: Taiwan Semiconductor Manufacturing Company, Ltd.. Дата публикации: 2015-07-16.

METHODS OF SELECTIVELY GROWING SOURCE/DRAIN REGIONS OF FIN FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING A FIN FIELD EFFECT TRANSISTOR

Номер патента: US20150206955A1. Автор: Jeong Seong Hoon,LEE Jeon Il,KIM Jinbum,Kim Seokhoon,Lee Choeun,LEE KWAN HEUM,PYO Yu-Jin. Владелец: . Дата публикации: 2015-07-23.

SEMICONDUCTOR MEMORY DEVICES HAVING AN UNDERCUT SOURCE/DRAIN REGION

Номер патента: US20180197867A1. Автор: Zang Hui,Eller Manfred. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2018-07-12.

NANOSHEET TRANSISTOR HAVING A STRAINED CHANNEL WITH STRAIN-PRESERVING MULTI-SEGMENTED SOURCE/DRAIN REGIONS

Номер патента: US20210234020A1. Автор: Loubet Nicolas,Mochizuki Shogo,Bi Zhenxing,Conti Richard A.. Владелец: . Дата публикации: 2021-07-29.

SEMICONDUCTOR STRUCTURES WITH PAIR(S) OF VERTICAL FIELD EFFECT TRANSISTORS, EACH PAIR HAVING A SHARED SOURCE/DRAIN REGION AND METHODS OF FORMING THE STRUCTURES

Номер патента: US20150221767A1. Автор: Nowak Edward J.,ANDERSON Brent A.. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2015-08-06.

VERTICAL TRANSISTOR DEVICE WITH SOURCE/DRAIN REGIONS COMPRISING A TWI-DIMENSIONAL (2D) MATERIAL AND METHODS OF MAKING SUCH VERTICALTRANSISTOR DEVICES

Номер патента: US20210242316A1. Автор: Sun Kai,Yang Heng,Prabhu Manjunatha,Pritchard David,Strehlow Elizabeth,REN Hongru,Nayyar Neha,Cimino Salvatore. Владелец: . Дата публикации: 2021-08-05.

METHODS OF FORMING MERGED SOURCE/DRAIN REGIONS ON INTEGRATED CIRCUIT PRODUCTS

Номер патента: US20190214484A1. Автор: ANDERSON Brent A.,Wang Junli,Sankarapandian Muthumanickam,NIIMI Hiroaki,Bentley Steven,Lallement Romain. Владелец: . Дата публикации: 2019-07-11.

TRANSISTORS WITH ASYMMETRICALLY-POSITIONED SOURCE/DRAIN REGIONS

Номер патента: US20210249307A1. Автор: Li Wenjun,Gu Man. Владелец: . Дата публикации: 2021-08-12.

DEVICE WITH DIFFUSION BLOCKING LAYER IN SOURCE/DRAIN REGION

Номер патента: US20170229578A1. Автор: Pandey Shesh Mani,ZHU Baofu,Zhao Pei,Benistant Francis L.. Владелец: . Дата публикации: 2017-08-10.

SOURCE/DRAIN REGIONS IN INTEGRATED CIRCUIT STRUCTURES

Номер патента: US20210305367A1. Автор: Glass Glenn A.,Murthy Anand S.,GUHA BISWAJEET,Ma Sean T.. Владелец: Intel Corporation. Дата публикации: 2021-09-30.

FINFET DEVICES WITH DIFFERENT FIN HEIGHTS IN THE CHANNEL AND SOURCE/DRAIN REGIONS

Номер патента: US20150279999A1. Автор: Xie Ruilong,Wei Andy C.,Cai Xiuyu. Владелец: . Дата публикации: 2015-10-01.

METHODS OF FORMING EPI SEMICONDUCTOR MATERIAL ON A THINNED FIN IN THE SOURCE/DRAIN REGIONS OF A FINFET DEVICE

Номер патента: US20180323269A1. Автор: Qi Yi,Lim Kwan-Yong,Zhan Hui,LO Hsien-Ching,PENG Jianwei. Владелец: . Дата публикации: 2018-11-08.

VERTICAL FET WITH SELF-ALIGNED SOURCE/DRAIN REGIONS AND GATE LENGTH BASED ON CHANNEL EPITAXIAL GROWTH PROCESS

Номер патента: US20180331213A1. Автор: Bentley Steven,Frougier Julien,Pawlak Bartlomiej Jan,Suvarna Puneet Harischandra. Владелец: GLOBAL FOUNDRIES Inc.. Дата публикации: 2018-11-15.

SOI FINFET FINS WITH RECESSED FINS AND EPITAXY IN SOURCE DRAIN REGION

Номер патента: US20170338345A1. Автор: Basker Veeraraghavan S.,Reznicek Alexander,Mochizuki Shogo,Breil Nicolas L.,Gluschenkov Oleg. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2017-11-23.

CONSTRAINED EPITAXIAL SOURCE/DRAIN REGIONS ON SEMICONDUCTOR-ON-INSULATOR FINFET DEVICE

Номер патента: US20150357412A1. Автор: Greene Brian J.,Kumar Arvind,Mocuta Dan M.. Владелец: . Дата публикации: 2015-12-10.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20160359042A1. Автор: Tateshita Yasushi. Владелец: . Дата публикации: 2016-12-08.

TRANSISTORS EMPLOYING CAP LAYER FOR GE-RICH SOURCE/DRAIN REGIONS

Номер патента: US20190348415A1. Автор: Ghani Tahir,Kavalieros Jack T.,Chu-Kung Benjamin,Le Van H.,Kennel Harold W.,Glass Glenn A.,Murthy Anand S.,Agrawal Ashish,SUNG Seung Hoon,Chouksey Siddharth. Владелец: Intel Corporation. Дата публикации: 2019-11-14.

Interfacial Layer Between Fin and Source/Drain Region

Номер патента: US20220376049A1. Автор: Jeng Pei-Ren,LEE CHIEN-WEI,SUNG Hsueh-Chang,Li Chii-Horng,Lee Yen-Ru,TING Heng-Wen,HSU Tzu-Hsiang,CHIN Chih-Yun,LIN YAN-TING,Tai Roger,Liu Davie. Владелец: . Дата публикации: 2022-11-24.

Mos transistor with extended silicide layer of source/drain region and method of fabricating thereof

Номер патента: KR100476887B1. Автор: 이영기,신화숙,신헌종. Владелец: 삼성전자주식회사. Дата публикации: 2005-03-17.

Selective recessing of source/drain regions of NFET/PFET

Номер патента: CN110416081B. Автор: 王鹏,陈建安,林焕哲,张云闵,王冠人,陈煌明. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-10-28.

Semiconductor device having diffusion barrier layer at source/drain regions and method of forming the same

Номер патента: KR100467024B1. Автор: 이신애,김성민,최시영,김성호,박동건,이병찬,이창섭,최정동. Владелец: 삼성전자주식회사. Дата публикации: 2005-01-24.

Method of Elevated Salicide Source/Drain Region Using method of Forming T-Shape Isolation Layer and Semiconductor Device using thereof

Номер патента: KR100338766B1. Автор: 구자흠,안동호,홍석훈,김철성,최철준,유재윤. Владелец: 윤종용. Дата публикации: 2002-05-30.

Semiconductor device having a ghost source/drain region and a method of manufacture therefor

Номер патента: US20020190344A1. Автор: Ian Wylie,John Michejda. Владелец: Individual. Дата публикации: 2002-12-19.

Hybrid finfet structure with bulk source/drain regions

Номер патента: WO2018111223A1. Автор: Walid M. Hafez,Chia-Hong Jan,Neville L. DIAS,Rahul RAMASWAMY,Hsu-Yu Chang,Roman W. OLAC-VAW,Chen-Guan LEE. Владелец: Intel Corporation. Дата публикации: 2018-06-21.

Selective nfet/pfet recess of source/drain regions

Номер патента: KR102114771B1. Автор: 치엔-안 첸,펭 왕,후안-저스트 린,구안-렌 왕,윤-밍 창,후앙-밍 첸. Владелец: 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드. Дата публикации: 2020-05-27.

Method for forming elevated salicide source / drain regions

Номер патента: JP4446949B2. Автор: 滋 欽 具,東 浩 安,錫 薫 洪,哲 性 金,載 潤 柳,哲 準 崔. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2010-04-07.

Field effect transistors including source/drain regions extending beneath pillars

Номер патента: US7531874B2. Автор: Bong-Soo Kim,Jae-Man Yoon,Youngwoong Son,Hyeoungwon Seo. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2009-05-12.

Method and structure for fabricating mos devices with a salicided gate and source/drain combined with a non-silicide source drain regions

Номер патента: US20080145990A1. Автор: Zhong Shan Hong,Xian Yong Pu. Владелец: Semiconductor Manufacturing International Shanghai Corp. Дата публикации: 2008-06-19.

Field effect transistors including source/drain regions extending beneath pillars

Номер патента: CN101093855A. Автор: 尹在万,徐亨源,金奉秀,孙英雄. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2007-12-26.

Structure to enable titanium contact liner on pFET source/drain regions

Номер патента: US11349029B2. Автор: Alexander Reznicek,Keith E. Fogel,Veeraraghavan S. Basker,Nicole S. Munro. Владелец: International Business Machines Corp. Дата публикации: 2022-05-31.

A method of producing a semiconductor device having a source drain region of small junction depth

Номер патента: US20010036712A1. Автор: Toru Yamazaki. Владелец: Individual. Дата публикации: 2001-11-01.

Methods of forming silicide layers on source/drain regions of MOS transistors and MOS transistors so formed

Номер патента: US20030183881A1. Автор: Heon-Jong Shin,Young-Ki Lee,Hwa-sook Shin. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2003-10-02.

Trenched gate non-volatile semiconductor device with the source/drain regions spaced from the trench by sidewall dopings

Номер патента: US6285054B1. Автор: Yowjuang W. Liu,Donald L. Wollesen. Владелец: Advanced Micro Devices Inc. Дата публикации: 2001-09-04.

Tunneling transistors including source/drain regions employing contact resistance reducing layer

Номер патента: WO2018063315A1. Автор: Ian A. Young,Uygar E. Avci,Glenn A. Glass,Anand S. Murthy. Владелец: Intel Corporation. Дата публикации: 2018-04-05.

Semiconductor device having a ghost source/drain region and a method of manufacture therefor

Номер патента: US6864547B2. Автор: Ian Wylie,John A. Michejda. Владелец: Agere Systems LLC. Дата публикации: 2005-03-08.

Formation of silicided surfaces for silicon/carbon source/drain regions

Номер патента: US20070200176A1. Автор: Sven Beyer,Rolf Stephan,Thorsten Kammler,Patrick Press. Владелец: Advanced Micro Devices Inc. Дата публикации: 2007-08-30.

Method of manufacturing improving quality of sige source/drain region

Номер патента: WO2017067157A1. Автор: 钟旻. Владелец: 上海集成电路研发中心有限公司. Дата публикации: 2017-04-27.

A CMOS structure with maximized polysilicon gate activation and a method for selectively maximizing doping activation in gate, extension, and source/drain regions

Номер патента: TW586151B. Автор: Fariborz Assaderaghi,Heemyong Park,Dominic J Schepis. Владелец: Ibm. Дата публикации: 2004-05-01.

EPITAXIAL REGION FOR EMBEDDED SOURCE/DRAIN REGION HAVING UNIFORM THICKNESS

Номер патента: US20190148492A1. Автор: Hong Wei,Qi Yi,Zang Hui,LO Hsien-Ching,Wu Xusheng,SHI YONGJUN,SHEN Yanping,Choi Dongil,Yong Yoong Hooi,Ong Joo Tat,Vinslava Alina,Psillas James. Владелец: . Дата публикации: 2019-05-16.

MOSFET with very short channel lengths - uses a multiple implant of dopant in source-drain regions to provide an abrupt, shallow box-shaped dopant profile to minimise punch through

Номер патента: DE4200753A1. Автор: Hiroshi Kimura. Владелец: Mitsubishi Electric Corp. Дата публикации: 1992-07-30.

FinFET DEVICE HAVING A MERGE SOURCE DRAIN REGION UNDER CONTACT AREAS AND UNMERGED FINS BETWEEN CONTACT AREAS, AND A METHOD OF MANUFACTURING SAME

Номер патента: US20150179789A1. Автор: Reznicek Alexander,Kerber Pranita,Ouyang Qiqing C.. Владелец: . Дата публикации: 2015-06-25.

ASYMMETRIC SOURCE/DRAIN REGIONS OF TRANSISTORS

Номер патента: US20200176564A1. Автор: Lee Si-Woo,Pulugurtha Srinivas,GAO Yunfei. Владелец: . Дата публикации: 2020-06-04.

Integrated short channel omega gate FinFET and long channel FinFET

Номер патента: US12100766B2. Автор: Oleg Gluschenkov,Alexander Reznicek,Ruilong Xie. Владелец: International Business Machines Corp. Дата публикации: 2024-09-24.

Integrated chip with a gate structure over a recess

Номер патента: US20220336605A1. Автор: Ming Chyi Liu,Yong-Sheng Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-10-20.

Integrated chip with a gate structure disposed within a trench

Номер патента: US20230345728A1. Автор: Ming Chyi Liu,Yong-Sheng Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-10-26.

Integrated chip with a gate structure over a recess

Номер патента: US20220165859A1. Автор: Ming Chyi Liu,Yong-Sheng Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2022-05-26.

Integrated chip with a gate structure over a recess

Номер патента: US11735636B2. Автор: Ming Chyi Liu,Yong-Sheng Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2023-08-22.

Semiconductor memory device having an insulating film and a trap film joined in a channel region

Номер патента: US5338954A. Автор: Noriyuki Shimoji. Владелец: ROHM CO LTD. Дата публикации: 1994-08-16.

NANOWIRE TRANSISTOR STRUCTURES WITH MERGED SOURCE/DRAIN REGIONS USING AUXILIARY PILLARS

Номер патента: US20150236120A1. Автор: Reznicek Alexander,Khakifirooz Ali,Hashemi Pouya. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2015-08-20.

Gated field effect devices and methods of forming a gated field effect device

Номер патента: EP1759415A2. Автор: Gurtej S. Sandhu,Cem Basceri,Kunal R. Parekh,Montgomery H. Manning. Владелец: Micron Technology Inc. Дата публикации: 2007-03-07.

Gated field effect devices and methods of forming a gated field effect device

Номер патента: WO2005122270A9. Автор: Cem Basceri,Gurtej S Sandhu,Kunal R Parekh,Montgomery H Manning. Владелец: Micron Technology Inc. Дата публикации: 2006-05-18.

Gated field effect devices and methods of forming a gated field effect devices

Номер патента: SG138602A1. Автор: Cem Basceri,Gurtej S Sandhu,Kunal R Parekh,Montgomery H Manning. Владелец: Micron Technology Inc. Дата публикации: 2008-01-28.

Integrated semiconductor circuit comprising a transistor and a strip conductor

Номер патента: US20060049469A1. Автор: Joerg Vollrath. Владелец: INFINEON TECHNOLOGIES AG. Дата публикации: 2006-03-09.

Integrated semiconductor circuit comprising a transistor and a strip conductor

Номер патента: US7372095B2. Автор: Joerg Vollrath. Владелец: INFINEON TECHNOLOGIES AG. Дата публикации: 2008-05-13.

Integrated circuit, has pair of metal silicide layers located on source/drain extension regions and source/drain regions, respectively, where thickness of metal silicide layer located on extension regions is less than other silicide layer

Номер патента: FR2888985A1. Автор: Benoit Froment,Florian Cacho. Владелец: STMicroelectronics Crolles 2 SAS. Дата публикации: 2007-01-26.

FINFET DEVICE WITH SILICIDED SOURCE-DRAIN REGIONS AND METHOD OF MAKING SAME USING A TWO STEP ANNEAL

Номер патента: US20140106529A1. Автор: Beneyton Rémi,Morin Pierre. Владелец: . Дата публикации: 2014-04-17.

Semiconductor memory, especially non-volatile memory with ferroelectric capacitors, has source-drain region formed before producing gate in trench self-aligned with the source-drain region

Номер патента: DE10008580A1. Автор: Takeshi Kijima,Kazuya Ishihara,Tetsu Miyoshi. Владелец: Sharp Corp. Дата публикации: 2000-09-07.

Memory cell, an array, and a method for manufacturing a memory cell

Номер патента: US8546862B2. Автор: Dusan Golubovic. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2013-10-01.

Semiconductor device having metal silicide regions of differing thicknesses above the gate electrode and the source/drain regions, and method of making same

Номер патента: US6306698B1. Автор: Karsten Wieczorek,Michael Raab,Rolf Stephan. Владелец: Advanced Micro Devices Inc. Дата публикации: 2001-10-23.

Method of manufacturing a semiconductor device and a semiconductor device

Номер патента: US20200335400A1. Автор: Yu-Lin Yang,Chih-Liang Chen,I-Sheng Chen,Chao-Ching Cheng,Tzu-Chiang CHEN,Ta-Pen Guo,Hung-Li Chiang,Szu-Wei Huang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2020-10-22.

SEMICONDUCTOR DEVICE HAVING TIPLESS EPITAXIAL SOURCE/DRAIN REGIONS

Номер патента: US20130240950A1. Автор: Bohr Mark T.. Владелец: . Дата публикации: 2013-09-19.

SEMICONDUCTOR DEVICE HAVING TRANSISTORS IN WHICH SOURCE/DRAIN REGIONS ARE SHARED

Номер патента: US20210020746A1. Автор: ISHII Toshinao. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2021-01-21.

Semiconductor Devices Having Source/Drain Regions with Strain-Inducing Layers and Methods of Manufacturing Such Semiconductor Devices

Номер патента: US20160027875A1. Автор: Lee Byeong-Chan,Kim Seok-Hoon,Lee Kwan-heum,Kim Jin-Bum,JUNG Su-Jin,Lee Cho-eun. Владелец: . Дата публикации: 2016-01-28.

METHODS OF MANUFACTURING INTEGRATED CIRCUITS HAVING FINFET STRUCTURES WITH EPITAXIALLY FORMED SOURCE/DRAIN REGIONS

Номер патента: US20140134814A1. Автор: Chi Min-Hwa,WONG Hoong Shing. Владелец: GLOBALFOUNDRIES, Inc.. Дата публикации: 2014-05-15.

SEMICONDUCTOR DEVICES INCLUDING SOURCE/DRAIN REGIONS HAVING ANTIMONY DOPED LAYER

Номер патента: US20210066455A1. Автор: KIM Kihwan,Lee Junghan,KIM Changhee,PARK Suhyueon,CHOI Jaehong. Владелец: SAMSUNG ELECTRONICS CO., LTD.. Дата публикации: 2021-03-04.

METHODS FOR HIGH-K METAL GATE CMOS WITH SiC AND SiGe SOURCE/DRAIN REGIONS

Номер патента: US20160087040A1. Автор: MAO Gang. Владелец: . Дата публикации: 2016-03-24.

METHODS OF FORMING SEMICONDUCTOR DEVICES BY FORMING A SEMICONDUCTOR LAYER ABOVE SOURCE/DRAIN REGIONS PRIOR TO REMOVING A GATE CAP LAYER

Номер патента: US20140220756A1. Автор: Lutz Robert C.. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2014-08-07.

Semiconductor Device Having Transistors In Which Source/Drain Regions Are Shared

Номер патента: US20210175331A1. Автор: ISHII Toshinao. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2021-06-10.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20160204203A1. Автор: Tateshita Yasushi. Владелец: . Дата публикации: 2016-07-14.

SEMICONDUCTOR DEVICES WITH SHAPED PORTIONS OF ELEVATED SOURCE/DRAIN REGIONS

Номер патента: US20160233334A1. Автор: LEE Sang-Woo,Kang Sang-Bom,Kim Chul-Sung,Kim Dae-Yong,CHOI Hyo-Seok,KIM Jeong-Ik,SHIN Chung-hwan,Ryu Je-Hyung. Владелец: . Дата публикации: 2016-08-11.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20140322880A1. Автор: Tateshita Yasushi. Владелец: SONY CORPORATION. Дата публикации: 2014-10-30.

GRAPHENE CONTACTS ON SOURCE/DRAIN REGIONS OF FINFET DEVICES

Номер патента: US20180233413A1. Автор: JACOB Ajey Poovannummoottil. Владелец: . Дата публикации: 2018-08-16.

SOURCE/DRAIN REGIONS IN INTEGRATED CIRCUIT STRUCTURES

Номер патента: US20210384307A1. Автор: Ma Sean T.,WEBER Cory E.. Владелец: Intel Corporation. Дата публикации: 2021-12-09.

SEMICONDUCTOR DEVICES INCLUDING SOURCE/DRAIN REGIONS HAVING SILICON CARBON

Номер патента: US20160315160A1. Автор: TAK Yong-Suk,LEE Hyunjung,Joe Jinyeong,PARK Keumseok. Владелец: . Дата публикации: 2016-10-27.

VERTICAL FIELD EFFECT TRANSISTORS WITH METALLIC SOURCE/DRAIN REGIONS

Номер патента: US20170317177A1. Автор: Venigalla Rajasekhar,Robison Robert R.,Vega Reinaldo,Mallela Hari V.. Владелец: . Дата публикации: 2017-11-02.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND A METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCESS

Номер патента: US20150340498A1. Автор: Tateshita Yasushi. Владелец: . Дата публикации: 2015-11-26.

TRANSISTOR STRUCTURE INCLUDING EPITAXIAL CHANNEL LAYERS AND RAISED SOURCE/DRAIN REGIONS

Номер патента: US20150349065A1. Автор: Lee Tze-Liang,Li Chii-Horng,Li Kun-Mu. Владелец: . Дата публикации: 2015-12-03.

SEMICONDUCTOR DEVICES INCLUDING SOURCE/DRAIN REGIONS HAVING MULTIPLE EPITAXIAL PATTERNS

Номер патента: US20150380553A1. Автор: Koo Bonyoung,Shin Dongsuk,Park Keum Seok,Lee Byeongchan,Joe Jinyeong,YOO JUNGHO,YOON HONGSIK. Владелец: . Дата публикации: 2015-12-31.

Method of manufacturing MOS transistor having source / drain regions and silicide with shallow junction

Номер патента: JP2819240B2. Автор: ゾン・ス・ビョン. Владелец: エルジイ・セミコン・カンパニイ・リミテッド. Дата публикации: 1998-10-30.

Methods of forming bottom and top source/drain regions on a vertical transistor device

Номер патента: TWI658503B. Автор: 帕尼特 哈瑞漢德拉 蘇瓦納,史帝文Ｊ 本利,丹尼爾 恰尼莫蓋姆. Владелец: 格羅方德半導體公司. Дата публикации: 2019-05-01.

Methods of selectively growing source/drain regions of fin field effect transistor and method of manufacturing semiconductor device including a fin field effect transistor

Номер патента: US9252244B2. Автор: Seokhoon Kim,Jinbum Kim,Jeon Il LEE,Seong Hoon JEONG,Kwan Heum Lee,Choeun LEE,Yu-Jin PYO. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2016-02-02.

Semiconductor device having silicon-germanium source/drain regions with varying germanium concentrations

Номер патента: US9761719B2. Автор: Nam Kyu Kim,Byeong Chan Lee,Gyeom KIM,Kwan Heum Lee,Dong Chan Suh,Cho Eun LEE,Su Jin Jung,Ji Eon YOON. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2017-09-12.

Methods of forming bottom and top source/drain regions on a vertical transistor device

Номер патента: TW201830492A. Автор: 帕尼特 哈瑞漢德拉 蘇瓦納,史帝文Ｊ 本利,丹尼爾 恰尼莫蓋姆. Владелец: 格羅方德半導體公司. Дата публикации: 2018-08-16.

Method of making an IGFET with elevated source/drain regions in close proximity to gate with sloped sidewalls

Номер патента: US6197645B1. Автор: Robert Dawson,H. Jim Fulford, Jr.,Mark W. Michael,Frederick N. Hause,Mark I. Gardner,Bradley T. Moore,Derick J. Wristers. Владелец: Advanced Micro Devices Inc. Дата публикации: 2001-03-06.

Methods of using a metal protection layer to form replacement gate structures for semiconductor devices

Номер патента: US09425103B2. Автор: Ruilong Xie,Chanro Park,Sean Xuan Lin. Владелец: Globalfoundries Inc. Дата публикации: 2016-08-23.

Inner L-spacer for replacement gate flow

Номер патента: US09768078B2. Автор: Seung-Chul Song,Brian K. Kirkpatrick,Chet Vernon Lenox. Владелец: Texas Instruments Inc. Дата публикации: 2017-09-19.

Inner L-spacer for replacement gate flow

Номер патента: US09362375B2. Автор: Seung-Chul Song,Brian K. Kirkpatrick,Chet Vernon Lenox. Владелец: Texas Instruments Inc. Дата публикации: 2016-06-07.

Replacement gate MOSFET with a high performance gate electrode

Номер патента: US09337289B2. Автор: Gan Wang,Keith Kwong Hon Wong,Dechao Guo,Jun Yuan,Jian Yu,Yanfeng Wang,Zhengwen Li,Chengwen Pei,Randolph F. Knarr. Владелец: Globalfoundries Inc. Дата публикации: 2016-05-10.

Integration of floating gate memory and logic device in replacement gate flow

Номер патента: US09899397B1. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2018-02-20.

Inner l-spacer for replacement gate flow

Номер патента: US20150069516A1. Автор: Seung-Chul Song,Brian K. Kirkpatrick,Chet Vernon Lenox. Владелец: Texas Instruments Inc. Дата публикации: 2015-03-12.

Inner l-spacer for replacement gate flow

Номер патента: US20150311304A1. Автор: Seung-Chul Song,Brian K. Kirkpatrick,Chet Vernon Lenox. Владелец: Texas Instruments Inc. Дата публикации: 2015-10-29.

Inner l-spacer for replacement gate flow

Номер патента: US20150279966A1. Автор: Seung-Chul Song,Brian K. Kirkpatrick,Chet Vernon Lenox. Владелец: Texas Instruments Inc. Дата публикации: 2015-10-01.

Inner L-spacer for replacement gate flow

Номер патента: US9178037B2. Автор: Seung-Chul Song,Brian K. Kirkpatrick,Chet Vernon Lenox. Владелец: Texas Instruments Inc. Дата публикации: 2015-11-03.

Multiple thickness gate dielectrics for replacement gate field effect transistors

Номер патента: US9368593B2. Автор: Ravikumar Ramachandran,Vijay Narayanan,Shahab Siddiqui,Unoh Kwon,Sean M. Polvino,Wing L. Lai. Владелец: International Business Machines Corp. Дата публикации: 2016-06-14.

Multiple thickness gate dielectrics for replacement gate field effect transistors

Номер патента: US20160027893A1. Автор: Ravikumar Ramachandran,Vijay Narayanan,Shahab Siddiqui,Unoh Kwon,Sean M. Polvino,Wing L. Lai. Владелец: International Business Machines Corp. Дата публикации: 2016-01-28.

Integration of floating gate memory and logic device in replacement gate flow

Номер патента: US20180053773A1. Автор: Effendi Leobandung. Владелец: International Business Machines Corp. Дата публикации: 2018-02-22.

Integrated circuit with replacement gate stacks and method of forming same

Номер патента: US09589806B1. Автор: John A. Fitzsimmons,Unoh Kwon,Ruqiang Bao,Huihang Dong. Владелец: Globalfoundries Inc. Дата публикации: 2017-03-07.

Junction overlap control in a semiconductor device using a sacrificial spacer layer

Номер патента: US09530864B2. Автор: Chia-Yu Chen,Tenko Yamashita,Michael J. Hargrove,Ryan O. Jung,Steven J. Bentley,Sivanandha K. Kanakasabapathy. Владелец: Globalfoundries Inc. Дата публикации: 2016-12-27.

Integrated circuit and method for fabricating the same having a replacement gate structure

Номер патента: US09666690B2. Автор: Hoon Kim,Kisik Choi. Владелец: Globalfoundries Inc. Дата публикации: 2017-05-30.

Methods of stressing transistor channel with replaced gate and related structures

Номер патента: SG137804A1. Автор: Huilong Zhu,Yung Fu Chong,Zhijiong Luo,Brian Lee Tessier. Владелец: Chartered Semiconductor Mfg. Дата публикации: 2007-12-28.

Integrated circuits including replacement gate structures and methods for fabricating the same

Номер патента: US09761691B2. Автор: Min-Hwa Chi,Xusheng Wu,Dong-woon Shin. Владелец: Globalfoundries Inc. Дата публикации: 2017-09-12.

Metal resistor using FinFET-based replacement gate process

Номер патента: US09478625B1. Автор: Huang Liu,Min-Hwa Chi,Hui Zang. Владелец: Globalfoundries Inc. Дата публикации: 2016-10-25.

High quality dielectric for hi-k last replacement gate transistors

Номер патента: US20150187659A1. Автор: Mahalingam Nandakumar,Hiroaki Niimi. Владелец: Texas Instruments Inc. Дата публикации: 2015-07-02.

Semiconductor Device Comprising Metal Gates and Semiconductor Resistors Formed on the Basis of a Replacement Gate Approach

Номер патента: US20110266633A1. Автор: Klaus Hempel,Jan Hoentschel,Sven Beyer,Thilo Scheiper,Uwe Griebenow,Andy Wei,Andreas Kurz,Roland Stejskal. Владелец: Globalfoundries Inc. Дата публикации: 2011-11-03.

High-k metal gate electrode structures formed by separate removal of placeholder materials using a masking regime prior to gate patterning

Номер патента: US20120261765A1. Автор: Klaus Hempel,Sven Beyer,Thilo Scheiper,Stefanie Steiner. Владелец: Globalfoundries Inc. Дата публикации: 2012-10-18.

Replacement gate with tera cap

Номер патента: US20060128055A1. Автор: Kangguo Cheng,Ramachandra Divakaruni,Kenneth Settlemyer. Владелец: International Business Machines Corp. Дата публикации: 2006-06-15.

Non-planar integrated circuit structures having mitigated source or drain etch from replacement gate process

Номер патента: US11869891B2. Автор: Tahir Ghani,William Hsu,Biswajeet Guha,Bruce Beattie,Jun Sung Kang,Kai Loon CHEONG,Dax M. CRUM,Erica J. Thompson. Владелец: Intel Corp. Дата публикации: 2024-01-09.

Non-planar integrated circuit structures having mitigated source or drain etch from replacement gate process

Номер патента: US20240096896A1. Автор: Tahir Ghani,William Hsu,Biswajeet Guha,Bruce Beattie,Jun Sung Kang,Kai Loon CHEONG,Dax M. CRUM,Erica J. Thompson. Владелец: Intel Corp. Дата публикации: 2024-03-21.

Structure and method for metal replacement gate of high performance device

Номер патента: EP1668706A2. Автор: Ying Li,Vijay Narayanan,Kwong Hon Wong,Paul Jamison,An L. Steegen,Victor Ku,Cabral Cyril, Jr.. Владелец: International Business Machines Corp. Дата публикации: 2006-06-14.

Multi-gate FinFET semiconductor device with flexible design width

Номер патента: US09691763B2. Автор: Tenko Yamashita,Chun-Chen Yeh,Veeraraghavan S. Basker. Владелец: International Business Machines Corp. Дата публикации: 2017-06-27.

Structure and method for metal replacement gate of high performance device

Номер патента: EP1668706A4. Автор: Ying Li,Vijay Narayanan,Kwong Hon Wong,Paul Jamison,Cyril Cabral Jr,Victor Ku,An L Steegen. Владелец: International Business Machines Corp. Дата публикации: 2008-11-05.

Structure and method for metal replacement gate of high performance device

Номер патента: WO2005024906A2. Автор: Ying Li,Yun-Yu Wang,Vijay Narayanan,Kwong Hon Wong,Paul Jamison,An L. Steegen,Victor Ku,Cabral Cyril, Jr.. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2005-03-17.

Method for manufacturing a field-effect semiconductor device following a replacement gate process

Номер патента: EP2608264A1. Автор: Liesbeth Witters,Geert Hellings,Jerome Mitard. Владелец: Interuniversitair Microelektronica Centrum vzw IMEC. Дата публикации: 2013-06-26.

Replacement gate structure for transistor with a high-k gate stack

Номер патента: US20130175630A1. Автор: Takashi Ando,Vijay Narayanan,Eduard A. Cartier,Unoh Kwon. Владелец: International Business Machines Corp. Дата публикации: 2013-07-11.

INTEGRATED CIRCUIT DEVICES WITH SOURCE/DRAIN REGIONS INCLUDING MULTIPLE SEGMENTS AND METHOD OF FORMING THE SAME

Номер патента: US20150236015A1. Автор: Kim Dong-hyun,Lee Jeong-Yun,LEE Bok-Young,Jeong Yeong-Jong. Владелец: . Дата публикации: 2015-08-20.

Tunneling field effect transistor using angled implants for forming asymmetric source/drain regions

Номер патента: US7465976B2. Автор: Gilbert Dewey,Jack T. Kavalieros,Justin K. Brask,Robert S. Chau,Suman Datta,Matthew V. Metz,Ben Jin. Владелец: Intel Corp. Дата публикации: 2008-12-16.

Process to fabricate the non-silicide region for electrostatic discharge protection circuit

Номер патента: US5998247A. Автор: Shye-Lin Wu. Владелец: Texas Instruments Acer Inc. Дата публикации: 1999-12-07.

Methods that use at least a dual damascene process and, optionally, a single damascene process to form interconnects with hybrid metallization and the resulting structures

Номер патента: US09824970B1. Автор: Xunyuan Zhang,Ruilong Xie. Владелец: Globalfoundries Inc. Дата публикации: 2017-11-21.

Integrated circuit fabrication process using a compression cap layer in forming a silicide with minimal post-laser annealing dopant deactivation

Номер патента: US20090042354A1. Автор: Christopher Sean Olsen,Abhilash J. Mayur,Philip Allan Kraus,Yi Ma,Khaled Z. Ahmed. Владелец: Individual. Дата публикации: 2009-02-12.

Method Used In Forming An Array Of Vertical Transistors And Method Used In Forming An Array Of Memory Cells Individually Comprising A Vertical Transistor And A Storage Device Above The Vertical Transistor

Номер патента: US20220068934A1. Автор: Guangjun Yang. Владелец: Micron Technology Inc. Дата публикации: 2022-03-03.

Method of making thin film transistor and a silicide local interconnect

Номер патента: US5468662A. Автор: Robert H. Havemann. Владелец: Texas Instruments Inc. Дата публикации: 1995-11-21.

Array Of Recessed Access Devices And An Array Of Memory Cells Individually Comprising A Capacitor And A Transistor

Номер патента: US20200066727A1. Автор: Mitsunari Sukekawa. Владелец: Micron Technology Inc. Дата публикации: 2020-02-27.

An array of recessed access devices and an array of memory cells individually comprising a capacitor and a transistor

Номер патента: WO2020040821A1. Автор: Mitsunari Sukekawa. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2020-02-27.

A bicmos device having a cmos gate electrode and a bipolar emitter each containing two imurities of the same conductivity type

Номер патента: US20020145167A1. Автор: Toru Yamazaki. Владелец: NEC Corp. Дата публикации: 2002-10-10.

Methods of Forming a PMOS Device with In Situ Doped Epitaxial Source/Drain Regions

Номер патента: US20130029463A1. Автор: Ralf Illgen,Stefan Flachowsky,Ina Ostermay. Владелец: Globalfoundries Inc. Дата публикации: 2013-01-31.

Cmos devices having strain source/drain regions and low contact resistance

Номер патента: US20140001561A1. Автор: Kangguo Cheng,Alexander Reznicek,Ali Khakifirooz,Thomas N. Adam. Владелец: International Business Machines Corp. Дата публикации: 2014-01-02.

Methods Of Forming An Array Of Memory Cells, Methods Of Forming A Plurality Of Field Effect Transistors, Methods Of Forming Source/Drain Regions And Isolation Trenches, And Methods Of Forming A Series Of Spaced Trenches Into A Substrate

Номер патента: US20140045317A1. Автор: Davis Neal L.,Khurana Ranjan,Housley Richard T.. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2014-02-13.

INTERCONNECT TECHNIQUES FOR ELECTRICALLY CONNECTING SOURCE/DRAIN REGIONS OF STACKED TRANSISTORS

Номер патента: US20200006329A1. Автор: Mehandru Rishabh,Rachmady Willy,Dewey Gilbert,Murthy Anand S.,MORROW Patrick,LILAK AARON D.,HUANG CHENG-YING,JEZEWSKI CHRISTOPHER,MANNEBACH EHREN,PHAN ANH. Владелец: Intel Corporation. Дата публикации: 2020-01-02.

HIGH VOLTAGE TRANSISTOR WITH FIN SOURCE/DRAIN REGIONS AND TRENCH GATE STRUCTURE

Номер патента: US20210036108A1. Автор: SINGH Jagar,SAMAVEDAM Srikanth Balaji. Владелец: . Дата публикации: 2021-02-04.

METHODS OF MANUFACTURING INTEGRATED CIRCUITS HAVING FINFET STRUCTURES WITH EPITAXIALLY FORMED SOURCE/DRAIN REGIONS

Номер патента: US20150099336A1. Автор: Chi Min-Hwa,WONG Hoong Shing. Владелец: . Дата публикации: 2015-04-09.

TRENCH BETWEEN STACKED SEMICONDUCTOR SUBSTRATES MAKING CONTACT WITH SOURCE-DRAIN REGION

Номер патента: US20180122846A1. Автор: Roy Francois. Владелец: STMICROELECTRONICS (CROLLES 2) SAS. Дата публикации: 2018-05-03.

FORMING SOURCE/DRAIN REGIONS WITH SINGLE RETICLE AND RESULTING DEVICE

Номер патента: US20150255353A1. Автор: Wei Andy,Sehgal Akshey,Liu Jinping,CHOI Dae-Han,WAN Jing,HU Xiang,GAIRE Churamani,YANG Dae Geun. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2015-09-10.

AMORPHIZATION AND REGROWTH OF SOURCE-DRAIN REGIONS FROM THE BOTTOM-SIDE OF A SEMICONDUCTOR ASSEMBLY

Номер патента: US20200411644A1. Автор: Ghani Tahir,Mehandru Rishabh,Rachmady Willy,LILAK Aaron,KENNEL Harold. Владелец: . Дата публикации: 2020-12-31.

Method of forming source/drain region of semiconductor device

Номер патента: CN1855427A. Автор: 李东浩. Владелец: Hynix Semiconductor Inc. Дата публикации: 2006-11-01.

SiGe MOSFET semiconductor device with sloped source/drain regions

Номер патента: US8143668B2. Автор: Shinichiro Kimura,Takashi Ishigaki,Yusuke Morita,Nobuyuki Sugii,Ryuta Tsuchiya. Владелец: Renesas Electronics Corp. Дата публикации: 2012-03-27.

Methods of forming a PMOS device with in situ doped epitaxial source/drain regions

Номер патента: US8466018B2. Автор: Ralf Illgen,Stefan Flachowsky,Ina Ostermay. Владелец: Globalfoundries Inc. Дата публикации: 2013-06-18.

Methods of forming DRAMS, methods of forming access transistors for DRAM devices, and methods of forming transistor source/drain regions

Номер патента: US6645806B2. Автор: Martin Ceredig Roberts. Владелец: Micron Technology Inc. Дата публикации: 2003-11-11.

Methods of forming ICS conductive lines, a conductive grid, a conductive network, an electrical interconnection to a node location, an electrical interconnection with a transistor source/drain region and ICS

Номер патента: US6225147B1. Автор: Wendell P. Noble. Владелец: Micron Technology Inc. Дата публикации: 2001-05-01.

Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects

Номер патента: US8084142B2. Автор: H. Montgomery Manning,Gurtej S. Sandhu,Cem Basceri. Владелец: Micron Technology Inc. Дата публикации: 2011-12-27.

Semiconductor device having non-planar interface between a plug layer and a contact layer

Номер патента: US8987917B2. Автор: Yukio Maki. Владелец: Renesas Electronics Corp. Дата публикации: 2015-03-24.

Semiconductor device having non-planar interface between a plug layer and a contact layer

Номер патента: US20130214428A1. Автор: Yukio Maki. Владелец: Renesas Electronics Corp. Дата публикации: 2013-08-22.

Method for establishing differential injection conditions in mosfet source/drain regions based on determining the permitted amount of energy contamination with respect to desired junction depth

Номер патента: US6319734B1. Автор: Tomoko Matsuda. Владелец: NEC Corp. Дата публикации: 2001-11-20.

Fabrication of an eeprom cell with emitter-polysilicon source/drain regions

Номер патента: EP1779424A4. Автор: Muhammad I Chaudhry. Владелец: Atmel Corp. Дата публикации: 2009-03-25.

Compressive (PFET) and Tensile (NFET) Channel Strain in Nanowire FETs Fabricated With a Replacement Gate Process

Номер патента: US20130285020A1. Автор: Michael A. Guillorn,Guy Cohen,Conal E. Murray. Владелец: International Business Machines Corp. Дата публикации: 2013-10-31.

Non-volatile memory with sidewall channels and raised source/drain regions

Номер патента: TW201001717A. Автор: James Kai,Takashi Orimoto,Henry Chien,George Matamis,Vinod R Purayath. Владелец: SanDisk Corp. Дата публикации: 2010-01-01.

Replacement gate electrode with multi-thickness conductive metallic nitride layers

Номер патента: US09881797B2. Автор: Hemanth Jagannathan,Vamsi K. Paruchuri. Владелец: International Business Machines Corp. Дата публикации: 2018-01-30.

Replacement gate electrode with multi-thickness conductive metallic nitride layers

Номер патента: US20130224939A1. Автор: Hemanth Jagannathan,Vamsi K. Paruchuri. Владелец: International Business Machines Corp. Дата публикации: 2013-08-29.

Ztcr poly resistor in replacement gate flow

Номер патента: US20140167182A1. Автор: Mahalingam Nandakumar,Amitabh Jain,Deborah J. Riley. Владелец: Texas Instruments Inc. Дата публикации: 2014-06-19.

Methods and Apparatus for MOS Capacitors in Replacement Gate Process

Номер патента: US20190341310A1. Автор: Chung-Hui Chen,Yimin Huang,Tung-Heng Hsieh,Pai-Chieh Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2019-11-07.

Methods and Apparatus for MOS Capacitors in Replacement Gate Process

Номер патента: US20130126953A1. Автор: Chung-Hui Chen,Yimin Huang,Tung-Heng Hsieh,Pai-Chieh Wang. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2013-05-23.

Integrating formation of a replacement gate transistor and a non-volatile memory cell using a high-k dielectric

Номер патента: US20130330893A1. Автор: Mehul D. Shroff,Mark D. Hall. Владелец: Individual. Дата публикации: 2013-12-12.

Gate cut subsequent to replacement gate

Номер патента: US20230143317A1. Автор: Andrew M. Greene,Ruilong Xie,Chanro Park,Andrew Gaul. Владелец: International Business Machines Corp. Дата публикации: 2023-05-11.

Si recess method in HKMG replacement gate technology

Номер патента: US09865610B2. Автор: Harry-Hak-Lay Chuang,Shih-Chang Liu,Chin-Yi Huang,Wei Cheng Wu,Chang-Ming Wu. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2018-01-09.

Metal gate with PVD amorphous silicon layer and barrier layer for CMOS devices and method of making with a replacement gate process

Номер патента: US6642590B1. Автор: Qi Xiang,Paul R. Besser,Matthew S. Buynoski. Владелец: Advanced Micro Devices Inc. Дата публикации: 2003-11-04.

Replacement gate formation in memory

Номер патента: WO2022235364A1. Автор: Thomas M. Graettinger. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2022-11-10.

Replacement gate formation in memory

Номер патента: US20230282730A1. Автор: Thomas M. Graettinger. Владелец: Micron Technology Inc. Дата публикации: 2023-09-07.

Semiconductor device and a manufacturing method thereof

Номер патента: US20160172419A1. Автор: Takeshi Kamino. Владелец: Renesas Electronics Corp. Дата публикации: 2016-06-16.

Devices Having a Transistor and a Capacitor Along a Common Horizontal Level, and Methods of Forming Devices

Номер патента: US20200295007A1. Автор: Fredrick D. Fishburn. Владелец: Micron Technology Inc. Дата публикации: 2020-09-17.

Devices Having a Transistor and a Capacitor Along a Common Horizontal Level, and Methods of Forming Devices

Номер патента: US20190181142A1. Автор: Fredrick D. Fishburn. Владелец: Micron Technology Inc. Дата публикации: 2019-06-13.

Devices Having a Transistor and a Capacitor Along a Common Horizontal Level, and Methods of Forming Devices

Номер патента: US20210343719A1. Автор: Fredrick D. Fishburn. Владелец: Micron Technology Inc. Дата публикации: 2021-11-04.

Devices having a transistor and a capacitor along a common horizontal level, and methods of forming devices

Номер патента: EP3682477A1. Автор: Fredrick D. Fishburn. Владелец: Micron Technology Inc. Дата публикации: 2020-07-22.

Structure of a dram and a manufacturing process therefor

Номер патента: US20020055227A1. Автор: Jing-Horng Gau. Владелец: Individual. Дата публикации: 2002-05-09.

Integrated Memory Having The Body region Comprising a Different Semiconductor Composition Than The Source/Drain Region

Номер патента: US20210066328A1. Автор: Liu Haitao,Prall Kirk D.,Fayrushin Albert,Karda Kamal M.. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2021-03-04.

Semiconductor device including a field effect transistor and a bipolar transistor and a method of manufacturing the same

Номер патента: US5471083A. Автор: Tatsuhiko Ikeda,Kazuhito Niwano. Владелец: Mitsubishi Electric Corp. Дата публикации: 1995-11-28.

Self-aligned gate-first VFETs using a gate spacer recess

Номер патента: US09536793B1. Автор: John H. Zhang,Chanro Park,Kwan-Yong Lim,Steven John Bentley. Владелец: Globalfoundries Inc. Дата публикации: 2017-01-03.

Integrated circuit with replacement gate stacks and method of forming same

Номер патента: US09922884B2. Автор: Ruqiang Bao,Siddarth A. Krishnan. Владелец: International Business Machines Corp. Дата публикации: 2018-03-20.

Mask free protection of work function material portions in wide replacement gate electrodes

Номер патента: US20130307086A1. Автор: Shom Ponoth,Chih-Chao Yang,David V. Horak,Charles W. Koburger, III,Marc A. Bergendahl. Владелец: International Business Machines Corp. Дата публикации: 2013-11-21.

Integrated circuit with replacement gate stacks and method of forming same

Номер патента: US10553498B2. Автор: Ruqiang Bao,Siddarth A. Krishnan. Владелец: International Business Machines Corp. Дата публикации: 2020-02-04.

Integrated circuit with replacement gate stacks and method of forming same

Номер патента: US20180102294A1. Автор: Ruqiang Bao,Siddarth A. Krishnan. Владелец: International Business Machines Corp. Дата публикации: 2018-04-12.

Via formation using sidewall image transfer process to define lateral dimension

Номер патента: US09490168B1. Автор: CHENG Chi,Terry A. Spooner,Shyng-Tsong Chen,Yongan Xu,Wenhui Wang,Hosadurga K. Shobha,Yann A. Mignot,Chi-chun Liu,Sylvie M. Mignot. Владелец: STMicroelectronics lnc USA. Дата публикации: 2016-11-08.

Method of manufacturing memory structure having a hexagonal shaped bit line contact disposed on a source/drain region

Номер патента: US11943914B2. Автор: Yu-Ying Lin. Владелец: Nanya Technology Corp. Дата публикации: 2024-03-26.

Nonvolatile Memory Devices Having Memory Cell Transistors Therein with Lower Bandgap Source/Drain Regions

Номер патента: US20110233610A1. Автор: Sung-Hoi Hur,Jung-Dal Choi,Kwang-Soo Seol,Byung-Kyu Cho. Владелец: SAMSUNG ELECTRONICS CO LTD. Дата публикации: 2011-09-29.

Memory device having buried source/drain region and fabrication thereof

Номер патента: US20030199142A1. Автор: Shui-Chin Huang. Владелец: Individual. Дата публикации: 2003-10-23.

Fabrication of an eeprom cell with sige source/drain regions

Номер патента: EP1787324A1. Автор: Muhammad I. Chaudhry. Владелец: Atmel Corp. Дата публикации: 2007-05-23.

Fabrication of an eeprom cell with sige source/drain regions

Номер патента: WO2006016969A1. Автор: Muhammad I. Chaudhry. Владелец: ATMEL CORPORATION. Дата публикации: 2006-02-16.

Optimal lvdt/rvdt demodulation using a hybrid algorithm

Номер патента: EP4105610A3. Автор: Robin Hill,David Brookes,Ashish Vijay. Владелец: Hamilton Sundstrand Corp. Дата публикации: 2023-04-26.

Optimal lvdt/rvdt demodulation using a hybrid algorithm

Номер патента: EP4105610A2. Автор: Robin Hill,David Brookes,Ashish Vijay. Владелец: Hamilton Sundstrand Corp. Дата публикации: 2022-12-21.

Modeling the total parasitic resistances of the source/drain regions of a multi-fin multi-gate field effect transistor

Номер патента: US20130289964A1. Автор: Ning Lu. Владелец: International Business Machines Corp. Дата публикации: 2013-10-31.

Information processing system, information processing device, information processing method, and non-transitory computer-readable storage medium storing information processing program for performing information processing using non-contact communication with a data storage medium

Номер патента: US09703489B2. Автор: Kouhei MAEDA,Genki YOKOTA. Владелец: Nintendo Co Ltd. Дата публикации: 2017-07-11.

Memories having a charge storage node at least partially located in a trench in a semiconductor substrate and electrically coupled to a source/drain region formed in the substrate

Номер патента: TW200634975A. Автор: Chao-His Chung,Rong-Wu Chien. Владелец: Promos Technologies Inc. Дата публикации: 2006-10-01.

Electronic transaction system and method using a blockchain to store transaction records

Номер патента: EP3659041A1. Автор: Chun-Wei Yu,Ching Song Wu. Владелец: Eland Blockchain Fintech Inc. Дата публикации: 2020-06-03.

Cell field for DRAMs comprises memory cells having lower source/drain regions with sections of trenched source/drain layer perforated by perforated trenches and word line trenches

Номер патента: DE102004026000A1. Автор: Wolfgang Müller,Joachim Nuetzel,Dirk Manger,Klaus Muemmler,Till Dr. Schloesser,Bernd Dr. Goebel,Rolf Dr. Weis. Владелец: INFINEON TECHNOLOGIES AG. Дата публикации: 2005-02-24.

Communications methods and apparatus for using a single logical link with multiple physical layer connections

Номер патента: US8995466B2. Автор: Murari Srinivasan,Arnab Das,Rajiv Laroia,Pablo Anigstein,Vladimir Parizhsky,Sathyadev Venkata Uppala,Rakesh Champalal Dugad. Владелец: Qualcomm Inc. Дата публикации: 2015-03-31.

Method for optically scanning and measuring an environment using a 3d measurement device and near field communication

Номер патента: US20200041627A1. Автор: Reinhard Becker,Martin Ossig,Andreas Ditte. Владелец: Faro Technologies Inc. Дата публикации: 2020-02-06.

Generation of natural language text from structured data using a fusion model

Номер патента: US20200302023A1. Автор: Guillaume Hubert,Houda BOUAMOR,Sira FERRADANS,Abderrahim AIT-AZZI. Владелец: Fortia Financial Solutions. Дата публикации: 2020-09-24.

Resolution scaler using a decimal part of an accumulator output as a weight for generating scaled pixel data

Номер патента: US7671876B2. Автор: Jai-Seung Noh. Владелец: MagnaChip Semiconductor Ltd. Дата публикации: 2010-03-02.

System and method for facilitating distribution of limited resources using a dropzone

Номер патента: US11818095B2. Автор: Hui Zhou. Владелец: Identity Digital Ltd. Дата публикации: 2023-11-14.

System and method for facilitating distribution of limited resources using a dropzone

Номер патента: EP3968257A3. Автор: Hui Zhou. Владелец: Individual. Дата публикации: 2022-06-29.

Front-end systems with directional couplers and a shared back switch

Номер патента: US20190334562A1. Автор: John Jackson Nisbet,Mackenzie Brian COOK. Владелец: Skyworks Solutions Inc. Дата публикации: 2019-10-31.

A method using a module kit to construct a safety container of an arbitrary shape, a module set used to carry out said method and a safety container comprising of one or several of said modules

Номер патента: CA2553171C. Автор: Jack Gustavsson. Владелец: CESIUM AB. Дата публикации: 2014-04-08.

Improved encoding process using a palette mode

Номер патента: WO2015091879A3. Автор: Guillaume Laroche,Christophe Gisquet,Patrice Onno. Владелец: Canon Europe Ltd. Дата публикации: 2015-08-20.

Device-based PIN authentication process to protect encrypted data

Номер патента: US09639710B2. Автор: Brian Powell,Shaun Cooley,Srinivas CHILLAPPA,Michael W. Lo,Mahesh KAMSALA. Владелец: Symantec Corp. Дата публикации: 2017-05-02.

Video processing using a one-dimensional control function to control processing time and error

Номер патента: US11716442B2. Автор: Michael James Knee. Владелец: Grass Valley Ltd. Дата публикации: 2023-08-01.

Liquid distribution device utilising packed distribution troughs and mass transfer column and process using same

Номер патента: RU2655360C2. Автор: Изак НИЕВОУДТ,Даррен Мэттью ХЭДЛИ,Стефен Эндрю ПАЙЛ. Владелец: Кох-Глич, Лп. Дата публикации: 2018-05-25.

Single waistband belt system convertible between a sit harness and quick release utility belt

Номер патента: CA2666734C. Автор: Christopher Kopp. Владелец: Individual. Дата публикации: 2013-01-22.

Mems based spectral shaper using a broadband source

Номер патента: WO2020236900A1. Автор: Satoshi Yamashita,Alexander Payne,Lars Eng,Daniel Eng. Владелец: SILICON LIGHT MACHINES CORPORATION. Дата публикации: 2020-11-26.

Using a concentration risk of a computing resource to define affinity and anti-affinity workloads

Номер патента: US20180203751A1. Автор: Jisoo Lee,Todd M. Goodyear. Владелец: Bank of America Corp. Дата публикации: 2018-07-19.

Conical cutters for drill bits and processes to produce same

Номер патента: SG106391G. Автор: . Владелец: Ceracon Inc. Дата публикации: 1992-02-14.

MEMS Based Spectral Shaper using a Broadband Source

Номер патента: US20200371344A1. Автор: Satoshi Yamashita,Alexander Payne,Lars Eng,Daniel Eng. Владелец: Silicon Light Machines Inc. Дата публикации: 2020-11-26.

USING A CONCENTRATION RISK OF A COMPUTING RESOURCE TO DEFINE AFFINITY AND ANTI-AFFINITY WORKLOADS

Номер патента: US20180203751A1. Автор: Lee Jisoo,Goodyear Todd M.. Владелец: . Дата публикации: 2018-07-19.

Method and system for transportation using a rail structure

Номер патента: US20130152813A1. Автор: Bradley Hunter,Sandor Shapery. Владелец: Individual. Дата публикации: 2013-06-20.

Systems and methods for performing parking policy enforcement using a mobile device

Номер патента: EP3992926A1. Автор: Jean Lambert,Yannick AUBLET,Maxime Bousquet. Владелец: Genetec Inc. Дата публикации: 2022-05-04.

A system and a method for pre-screening qualified candidates using chat bot

Номер патента: WO2019048941A1. Автор: Manikanth DORNADULA. Владелец: DORNADULA MANIKANTH. Дата публикации: 2019-03-14.

System and method for disjunctive joins using a lookup table

Номер патента: US12056123B2. Автор: Thierry Cruanes,Jiaqi YAN,Florian Andreas Funke,Guangyan Hu. Владелец: Snowflake Inc. Дата публикации: 2024-08-06.

Application using non-covalent bond between a cucurbituril derivative and a ligand

Номер патента: US20090095677A1. Автор: Narayanan Selvapalam,Kimoon Kim,Kangkyun Baek,Young Ho Ko,Jeeyeon Kim,Erumaipatty R. NAGARAJAN,Ilha Hwang,Kyeng Min Park. Владелец: Academy Industry Foundation of POSTECH. Дата публикации: 2009-04-16.

Process for refining a heavy hydrocarbon feed using a selective deasphalting step

Номер патента: US09963643B2. Автор: Isabelle MERDRIGNAC,Jerome Majcher,Mathieu Digne. Владелец: IFP Energies Nouvelles IFPEN. Дата публикации: 2018-05-08.

Immersion lithography system using a sealed wafer bath

Номер патента: US09696634B2. Автор: Ching-Yu Chang,BURN JENG LIN. Владелец: Taiwan Semiconductor Manufacturing Co TSMC Ltd. Дата публикации: 2017-07-04.

Compositions and methods for peptide expression and purification using a type III secretion system

Номер патента: US09630997B2. Автор: Baldomero M. Olivera,Kelly T. Hughes. Владелец: University of Utah Research Foundation UURF. Дата публикации: 2017-04-25.

Modeling the total parasitic resistances of the source/drain regions of a multi-fin multi-gate field effect transistor

Номер патента: US20130289964A1. Автор: Ning Lu. Владелец: International Business Machines Corp. Дата публикации: 2013-10-31.

Method of Growing Plants Using a Water-Layer System

Номер патента: US20220217931A1. Автор: Gerrit Johannes VAN STAALDUINEN. Владелец: Logiqs BV. Дата публикации: 2022-07-14.

System and method for implementing an experiment remotely and determining an output using a computer vision model

Номер патента: US20240078641A1. Автор: Sachin Chaudhari,Venkatesh Choppella,Om Rajendra Kathalkar,Savitha Viswanadh Kandala,Nitin Nilesh. Владелец: International Institute of Information Technology Hyderabad. Дата публикации: 2024-03-07.

Process to prepare a haze free base oil

Номер патента: EP1699903A1. Автор: Nicholas James Adams,Gilbert Robert Bernard Germaine. Владелец: Shell Internationale Research Maatschappij BV. Дата публикации: 2006-09-13.

Storage system and method for implementing an encoder, decoder, and/or buffer using a field programmable gate array

Номер патента: US11269645B2. Автор: Ariel Navon,Ran ZAMIR,Shay Benisty. Владелец: Western Digital Technologies Inc. Дата публикации: 2022-03-08.

A PROCESS TO ELABORATE POLYETHESTER RESINS MADE FROM DIOL DIESTERS; SAID POLYETERESTER RESINS; A THERMOFRAGUED DEPOLIETERESTER PRODUCT AND A DIOL DIESTER TO BE USED IN SUCH PROCESS

Номер патента: AR006280A1. Автор: . Владелец: Arco Chem Tech. Дата публикации: 1999-08-11.

Method and apparatus for drilling waste disposal engineering and operations using a probabilistic approach

Номер патента: CA2559020C. Автор: Quanxin Guo,Thomas Geehan. Владелец: MI LLC. Дата публикации: 2009-10-13.

Method for manufacturing a kraft fiber comprising digesting and delignifying with oxygen a pulp of soft wood pulp at a kappa number between 6 and 14, bleaching the pulp using a multi-stage bleaching process and oxidizing it for at least one stage of said multi-stage bleaching process, with peroxide and a catalyst under acidic conditions (divisional no. 3005-11)

Номер патента: CL2015003181A1. Автор: Christopher Michael Slone,Arthur J Nonni,Charles E Courchene,Peter R Abitz. Владелец: GP Cellulose GMbH. Дата публикации: 2016-07-01.

Method and system for cosmetics consulting using a transmitted image

Номер патента: US20060129411A1. Автор: Michael Harville,Henry Baker,Nina Bhatti,Sabine SÜSSTRUNK,Terrie Sima. Владелец: Hewlett Packard Development Co LP. Дата публикации: 2006-06-15.

Systems and methods for facilitating transactions using a digital currency

Номер патента: EP4272145A1. Автор: Jonathan Mayblum,Zachary Mayblum. Владелец: Ridgeview Digital LLC. Дата публикации: 2023-11-08.

Method for polarizing a terahertz electromagnetic wave using a polarizer

Номер патента: US20140029086A1. Автор: Yuka Yamada,Akihiro Sakai,Kohei Takahashi,Tsutomu Kanno. Владелец: Panasonic Corp. Дата публикации: 2014-01-30.

Method for using a bracket assembly

Номер патента: US11808391B2. Автор: Odair Dafonseca,Joseph Beagen. Владелец: ASC Engineered Solutions LLC. Дата публикации: 2023-11-07.

Application using non-covalent bond between a cucurbituril derivative and a ligand

Номер патента: US20070092867A1. Автор: Narayanan Selvapalam,Young Ko,Kimoon Kim,Kangkyun Baek,Jeeyeon Kim,Erumaipatty Nagarajan,Iiha Hwang,Kyeng Park. Владелец: Academy Industry Foundation of POSTECH. Дата публикации: 2007-04-26.

Method for using a bracket assembly

Номер патента: US20220213987A1. Автор: Odair Dafonseca,Joseph Beagen. Владелец: ASC Engineered Solutions LLC. Дата публикации: 2022-07-07.

Apparatus and methods for controlling assay steps within an assay using a plurality of active flow components

Номер патента: US20230372934A1. Автор: Michael Dubrovsky,Diedrik Rene VERMEULEN,Armando Paredes. Владелец: Siphox Inc. Дата публикации: 2023-11-23.

Computer implemented method and electronic device for adjusting a delivery of audio and/or audiovisual content using a graphical user interface

Номер патента: WO2022161940A1. Автор: Stephen DeLisle,Arvind UPADHYAY. Владелец: BIOTRONIK SE & Co. KG. Дата публикации: 2022-08-04.

A Method and a Machinery for Making an Informational Item.

Номер патента: US20240025694A1. Автор: Sanjay Madhav DANDEKAR,Datta Hari DESHPANDE. Владелец: Individual. Дата публикации: 2024-01-25.

A system for genes expression classification and a method thereof

Номер патента: AU2021102701A4. Автор: Anurag Bhardwaj,Mohit Kumar,Vijay Venugopal,Neha Agarwal,Anshul PORWAL,Amit Kumar Sharma,Mohammadi Akheela Khanum,Ravilisetty Anudeep,Anjali Goswami,Kandarpa Kalita,Kamlesh Kumar Dubey,Rajit Nair,S. Rajasekaran,Anurag Tewari. Владелец: Goswami Anjali Dr. Дата публикации: 2021-11-04.

Process to prepare thermoplastic molding compositions based on acrylonitrile, styrene, and butadiene, comprising a thermoplastic copolymer and a grafted copolymer

Номер патента: EP2949699A1. Автор: Michel Pepers,Michael Sauer,Klaus MÜHLBACH,Norbert Niessner,Marc HÄHNLEIN,Konrad Mitulla,Sabine Oepen,Davy Roger Suwier. Владелец: Styrolution Europe GmbH. Дата публикации: 2015-12-02.

process to prepare a coagulant of natural origin for the treatment of water and aqueous effluents, and a coagulant of natural origin.

Номер патента: BR102020005579A2. Автор: Friderichs André,Carolina Fernandes Bruna,Almeida De Azevedo Igor,Eduardo Amaecing Langbeck Luís. Владелец: Tanac S A. Дата публикации: 2020-05-19.

Coding for quad-level memory cells having a replacement gate configuration

Номер патента: US20240045611A1. Автор: Curtis Egan. Владелец: Micron Technology Inc. Дата публикации: 2024-02-08.

Injection molding nozzle with replaceable gate insert

Номер патента: CA1261577A. Автор: Jobst U. Gellert,Robert R. Freier,James S. Sheffield. Владелец: Mold Masters 2007 Ltd. Дата публикации: 1989-09-26.

Digital system and platform providing a user-specific adaptable, flexible data processing using a combination of a markov chain modelling structures and configurable elements as states and/or state transitions specific to an individual, and method thereof

Номер патента: US20240303746A1. Автор: Jörg AULICH,Alexander RAICH,Lars TACKMANN. Владелец: Swiss Reinsurance Co Ltd. Дата публикации: 2024-09-12.

Method and apparatus for controlling a mold melt-flow process using temperature sensors

Номер патента: US20020084543A1. Автор: Frederick Buja. Владелец: Individual. Дата публикации: 2002-07-04.

Method for manufacturing a sitting orthosis from a representation of the contact surface of the sitting orthosis, and a sitting orthosis manufactured in such a manner

Номер патента: WO2010137978A2. Автор: Kamiel Reinier Zale Geenen,Bernard Jan Kamp,Simon Alexander Verheul,Jeroen Gerard Theodor Jans. Владелец: PERTEON SEATS B.V.. Дата публикации: 2010-12-02.

Method for manufacturing a sitting orthosis from a representation of the contact surface of the sitting orthosis, and a sitting orthosis manufactured in such a manner

Номер патента: WO2010137978A3. Автор: Kamiel Reinier Zale Geenen,Bernard Jan Kamp,Simon Alexander Verheul,Jeroen Gerard Theodor Jans. Владелец: PERTEON SEATS B.V.. Дата публикации: 2011-01-13.

Titanium bearing material flow control in the manufacture of titianium tetrachloride using a combination of feedback and feed forward responses

Номер патента: US20120156789A1. Автор: James Elliott Merkle, Jr.,Raymond Roy Beets. Владелец: EI Du Pont de Nemours and Co. Дата публикации: 2012-06-21.

Titanium bearing material flow control in the manufacture of titanium tetrachloride using a combination of feedback and feed forward responses

Номер патента: EP2473641A1. Автор: James Elliott Merkle, Jr.,Raymond Roy Beets, JR.. Владелец: EI Du Pont de Nemours and Co. Дата публикации: 2012-07-11.

Method for manufacturing a sitting orthosis from a representation of the contact surface of the sitting orthosis, and a sitting orthosis manufactured in such a manner

Номер патента: EP2435007A2. Автор: Kamiel Reinier Zale Geenen,Bernard Jan Kamp,Simon Alexander Verheul,Jeroen Gerard Theodor Jans. Владелец: PERTEON SEATS BV. Дата публикации: 2012-04-04.

Rendering images using a strictly-deterministic methodology for generating a coarse sequence of sample points

Номер патента: CA2449690C. Автор: Georgy Abramov. Владелец: Mental Images Gmbh. Дата публикации: 2008-03-25.

Gnss location determination using a virtual antenna

Номер патента: EP4397999A1. Автор: Gleb Zyryanov,Adam Clare,Greg Wallace,Shawn Weisenburger. Владелец: Trimble Inc. Дата публикации: 2024-07-10.

Gnss location determination using a virtual antenna

Номер патента: US20240219576A1. Автор: Gleb Zyryanov,Adam Clare,Greg Wallace,Shawn Weisenburger. Владелец: Trimble Inc. Дата публикации: 2024-07-04.

MOS Device for Making the Source/Drain Region Closer to the Channel Region and Method of Manufacturing the Same

Номер патента: US20130256664A1. Автор: Yin Huaxiang,Qin Changliang. Владелец: . Дата публикации: 2013-10-03.

Methods of Forming Semiconductor Devices with Embedded Semiconductor Material as Source/Drain Regions Using a Reduced Number of Spacers

Номер патента: US20130302956A1. Автор: Flachowsky Stefan,Hoentschel Jan,Mikalo Ricardo P.. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2013-11-14.

Method for reducing junction capacitance of source/drain region

Номер патента: TW430885B. Автор: Jian-Ting Lin,Wen-Guan Ye,Jr-Wen Jou. Владелец: United Microelectronics Corp. Дата публикации: 2001-04-21.

Methods of Fabricating MOS Transistors Having Recesses With Elevated Source/Drain Regions

Номер патента: US20120034746A1. Автор: . Владелец: . Дата публикации: 2012-02-09.

Methods of Forming Conductive Contacts to Source/Drain Regions and Methods of Forming Local Interconnects

Номер патента: US20120070955A1. Автор: Sandhu Gurtej S.,Manning H. Montgomery,BASCERI CEM. Владелец: MICRON TECHNOLOGY, INC.. Дата публикации: 2012-03-22.

METHOD AND APPARATUS FOR NAND MEMORY WITH RECESSED SOURCE/DRAIN REGION

Номер патента: US20120139023A1. Автор: Hui Angela T.,WANG FEI,CHEN Chun. Владелец: SPANSION LLC. Дата публикации: 2012-06-07.

STRUCTURE AND METHOD OF FORMING A TRANSISTOR WITH ASYMMETRIC CHANNEL AND SOURCE/DRAIN REGIONS

Номер патента: US20120235236A1. Автор: Cheng Kangguo,Yang Haining S.,Wong Robert. Владелец: INTERNATIONAL BUSINESS MACHINES CORPORATION. Дата публикации: 2012-09-20.

METAL OXIDE SEMICONDUCTOR HAVING EPITAXIAL SOURCE DRAIN REGIONS AND METHOD OF MANUFACTURING SAME USING DUMMY GATE PROCES

Номер патента: US20130009210A1. Автор: . Владелец: SONY CORPORATION. Дата публикации: 2013-01-10.

SOURCE/DRAIN REGION, CONTACT HOLE AND METHOD FOR FORMING THE SAME

Номер патента: US20130015497A1. Автор: Zhu Huilong,Yin Haizhou,Luo Zhijiong. Владелец: . Дата публикации: 2013-01-17.

Re-growing Source/Drain Regions from Un-Relaxed Silicon Layer

Номер патента: US20130020612A1. Автор: Wann Clement Hsingjen,KO Chih-Hsin,Huang Yao-Tsung,HUANG CHENG-YING. Владелец: Taiwan Semiconductor Manufacturing Company, Ltd.. Дата публикации: 2013-01-24.

TRANSISTOR WITH BOOT SHAPED SOURCE/DRAIN REGIONS

Номер патента: US20130032864A1. Автор: Javorka Peter,Kessler Matthias,Boschke Roman,KRONHOLZ Stephan D.. Владелец: Globalfoundries Inc. Дата публикации: 2013-02-07.

Methods of Forming a Semiconductor Device with Recessed Source/Drain Regions, and a Semiconductor Device Comprising Same

Номер патента: US20130049126A1. Автор: Flachowsky Stefan,Scheiper Thilo,Mikalo Ricardo P.,Illgen Ralf. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2013-02-28.

Methods of Forming Source/Drain Regions on Transistor Devices

Номер патента: US20130095627A1. Автор: Flachowsky Stefan,Kessler Matthias,GERHARDT Martin. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2013-04-18.

METHODS OF FORMING FIELD EFFECT TRANSISTORS HAVING SILICON-GERMANIUM SOURCE/DRAIN REGIONS THEREIN

Номер патента: US20130149830A1. Автор: RHEE Hwa-Sung,Lee Seung-Chul,An Chul-Wan,Utomo Henry K.,Kim Seong-Dong. Владелец: . Дата публикации: 2013-06-13.

Methods of Making Transistor Devices with Elevated Source/Drain Regions to Accommodate Consumption During Metal Silicide Formation Process

Номер патента: US20130178034A1. Автор: Flachowsky Stefan,Hoentschel Jan,Scheiper Thilo. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2013-07-11.

MULTIPLE STEP IMPLANT PROCESS FOR FORMING SOURCE/DRAIN REGIONS ON SEMICONDUCTOR DEVICES

Номер патента: US20130230948A1. Автор: Scheiper Thilo,Herrmann Tom. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2013-09-05.

Methods for Forming MOS Devices with Raised Source/Drain Regions

Номер патента: US20130323893A1. Автор: CHUANG Harry-Hak-Lay,ZHU Ming,Lee Tze-Liang,Young Bao-Ru,Li Chii-Horng,Wu Sin-Hua,Fei Chung-Hau,Lee Yen-Ru. Владелец: Taiwan Semiconductor Manufacturing Company, Ltd.. Дата публикации: 2013-12-05.

Annealing method of source / drain regions of MOS transistors

Номер патента: KR970003447A. Автор: 이상선. Владелец: 현대전자산업 주식회사. Дата публикации: 1997-01-28.

PMOS (p-channel metal-oxide-semiconductor field-effect transistor) source/drain region ion implantation method and corresponding device manufacturing method

Номер патента: CN102437028B. Автор: 曹永峰. Владелец: Shanghai Huali Microelectronics Corp. Дата публикации: 2014-04-16.

Method for forming self-aligned metal silicide at source/drain region of device

Номер патента: CN101866841B. Автор: 陈雄斌,陈瑜,熊涛,陈华伦,罗啸. Владелец: Shanghai Hua Hong NEC Electronics Co Ltd. Дата публикации: 2012-04-18.

Method of manufacturing MOS transistor having source / drain regions and silicide with shallow junction

Номер патента: JP2582337B2. Автор: ゾン・ス・ビョン. Владелец: ERU JII SEMIKON CO Ltd. Дата публикации: 1997-02-19.

The manufacture method of source/drain region

Номер патента: TW401597B. Автор: Ye-Sen Lin,Huei-Chi Ju,Jiun-Bin Yang. Владелец: Vanguard Int Semiconduct Corp. Дата публикации: 2000-08-11.

Method for producing MOSFET with elevated source/drain region

Номер патента: TW432542B. Автор: Shie-Lin Wu. Владелец: Taiwan Semiconductor Mfg. Дата публикации: 2001-05-01.

Replacement Gate Approach for High-K Metal Gate Stacks Based on a Non-Conformal Interlayer Dielectric

Номер патента: US20120001263A1. Автор: Richter Ralf,Frohberg Kai. Владелец: GLOBALFOUNDRIES INC.. Дата публикации: 2012-01-05.

Methods of Forming Nonvolatile Memory Devices Using Nonselective and Selective Etching Techniques to Define Vertically Stacked Word Lines

Номер патента: US20120003831A1. Автор: . Владелец: . Дата публикации: 2012-01-05.

REPLACEMENT GATES TO ENHANCE TRANSISTOR STRAIN

Номер патента: US20120003798A1. Автор: Bohr Mark T.. Владелец: . Дата публикации: 2012-01-05.

APPARATUS FOR AND A METHOD OF DETERMINING SURFACE CHARACTERISTICS

Номер патента: US20120004888A1. Автор: . Владелец: Taylor Hobson Limited. Дата публикации: 2012-01-05.

Method of Regenerating a Polishing Pad Using a Polishing Pad Sub Plate

Номер патента: US20120003903A1. Автор: SUZUKI Eisuke,SUZUKI Tatsutoshi. Владелец: Toho Engineering. Дата публикации: 2012-01-05.

METHOD AND APPARATUS FOR MODIFYING AN IMAGE BY USING A SALIENCY MAP BASED ON COLOR FREQUENCY

Номер патента: US20120002107A1. Автор: Damkat Chris,De Haan Gerard,Hofman Paul Michiel,Kapadia Dipti. Владелец: KONINKLIJKE PHILIPS ELECTRONICS N.V.. Дата публикации: 2012-01-05.

THREADED ELEMENT, SCREW WITH THREADED ELEMENT, INSTALLATION METHOD THEREFORE AND A COMPONENT WITH INSTALLED THREADED ELEMENT

Номер патента: US20120000062A1. Автор: Marxkors Andreas,Tovar Francisco,Dorr Ralf. Владелец: Bollhoff Verbindungstechnik GmbH. Дата публикации: 2012-01-05.

METHOD AND APPARATUS USING A SPLIT CASE DIE TO PRESS A PART AND THE PART PRODUCED THEREFROM

Номер патента: US20120003443A1. Автор: . Владелец: KENNAMETAL INC.. Дата публикации: 2012-01-05.

ROTATING MIRROR HOLDER FOR VEHICLE MIRROR, IN PARTICULAR FOR UTILITY VEHICLES, AND A MIRROR ARRANGEMENT HAVING SAID MIRROR HOLDER

Номер патента: US20120002310A1. Автор: Felbinger Willi,Lucht Mirjam. Владелец: . Дата публикации: 2012-01-05.

SYSTEM AND METHOD FOR TRACKING OF MAIL USING A UNIVERSAL CODING SYSTEM

Номер патента: US20120004765A1. Автор: Hamilton Daryl. Владелец: United States Postal Service. Дата публикации: 2012-01-05.

Бесплатный поиск патентной информации. Построение патентных ландшафтов и отчетов.

Главная
Проекты и услуги
Контакты

© 2021-2022 - All Rights Reserved - разработано Ecoruspace.me.